Searched defs:SRA (Results 1 – 7 of 7) sorted by relevance
| /NextBSD/contrib/llvm/lib/Target/MSP430/ |
| HD | MSP430ISelLowering.h | 65 SHL, SRA, SRL enumerator
|
| /NextBSD/contrib/llvm/lib/Target/PowerPC/ |
| HD | PPCISelLowering.h | 89 SRL, SRA, SHL, enumerator
|
| /NextBSD/contrib/llvm/include/llvm/CodeGen/ |
| HD | ISDOpcodes.h | 332 SHL, SRA, SRL, ROTL, ROTR, enumerator
|
| /NextBSD/contrib/llvm/lib/Target/AMDGPU/ |
| HD | R600ISelLowering.cpp | 1021 const bool SRA = Op.getOpcode() == ISD::SRA_PARTS; in LowerSRXParts() local
|
| /NextBSD/contrib/llvm/include/llvm/TableGen/ |
| HD | Record.h | 727 enum BinaryOp { ADD, AND, SHL, SRA, SRL, LISTCONCAT, STRCONCAT, CONCAT, EQ }; enumerator
|
| /NextBSD/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| HD | DAGCombiner.cpp | 2217 SDValue SRA = DAG.getNode(ISD::SRA, DL, VT, ADD, in visitSDIV() local
4570 SDValue SRA = DAG.getNode(ISD::SRA, DL, LargeVT, in visitSRA() local
|
| /NextBSD/contrib/llvm/lib/Target/AArch64/ |
| HD | AArch64ISelLowering.cpp | 7109 SDValue SRA = in BuildSDIVPow2() local
|