Home
last modified time | relevance | path

Searched refs:Offset1 (Results 1 – 18 of 18) sorted by relevance

/NextBSD/contrib/llvm/lib/Target/AMDGPU/
HDSILoadStoreOptimizer.cpp66 unsigned Offset1,
135 unsigned Offset1, in offsetsCanBeCombined() argument
139 if (Offset0 == Offset1) in offsetsCanBeCombined()
143 if ((Offset0 % Size != 0) || (Offset1 % Size != 0)) in offsetsCanBeCombined()
147 unsigned EltOffset1 = Offset1 / Size; in offsetsCanBeCombined()
186 unsigned Offset1 = MBBI->getOperand(OffsetIdx).getImm() & 0xffff; in findMatchingDSInst() local
189 if (offsetsCanBeCombined(Offset0, Offset1, EltSize)) in findMatchingDSInst()
222 unsigned Offset1 in mergeRead2Pair() local
226 unsigned NewOffset1 = Offset1 / EltSize; in mergeRead2Pair()
318 unsigned Offset1 in mergeWrite2Pair() local
[all …]
HDAMDGPUInstrInfo.cpp211 int64_t Offset0, int64_t Offset1, in shouldScheduleLoadsNear() argument
213 assert(Offset1 > Offset0 && in shouldScheduleLoadsNear()
219 return (NumLoads <= 16 && (Offset1 - Offset0) < 64); in shouldScheduleLoadsNear()
HDAMDGPUInstrInfo.h120 int64_t Offset1, int64_t Offset2,
HDSIInstrInfo.cpp93 int64_t &Offset1) const { in areLoadsFromSameBasePtr()
126 Offset1 = cast<ConstantSDNode>(Load1->getOperand(2))->getZExtValue(); in areLoadsFromSameBasePtr()
150 Offset1 = Load1Offset->getZExtValue(); in areLoadsFromSameBasePtr()
184 Offset1 = cast<ConstantSDNode>(Off1)->getZExtValue(); in areLoadsFromSameBasePtr()
229 uint8_t Offset1 = Offset1Imm->getImm(); in getMemOpBaseRegImmOfs() local
231 if (Offset1 > Offset0 && Offset1 - Offset0 == 1) { in getMemOpBaseRegImmOfs()
1071 unsigned BaseReg1, Offset1; in checkInstOffsetsDoNotOverlap() local
1074 getMemOpBaseRegImmOfs(MIb, BaseReg1, Offset1, &RI)) { in checkInstOffsetsDoNotOverlap()
1080 offsetsDoNotOverlap(Width0, Offset0, Width1, Offset1)) { in checkInstOffsetsDoNotOverlap()
HDAMDGPUISelDAGToDAG.cpp93 SDValue &Offset1) const;
913 SDValue &Offset1) const { in SelectDS64Bit4ByteAligned()
926 Offset1 = CurDAG->getTargetConstant(DWordOffset1, DL, MVT::i8); in SelectDS64Bit4ByteAligned()
943 Offset1 = CurDAG->getTargetConstant(DWordOffset1, DL, MVT::i8); in SelectDS64Bit4ByteAligned()
951 Offset1 = CurDAG->getTargetConstant(1, DL, MVT::i8); in SelectDS64Bit4ByteAligned()
HDSIInstrInfo.h79 int64_t &Offset1,
/NextBSD/contrib/llvm/lib/CodeGen/SelectionDAG/
HDScheduleDAGSDNodes.cpp225 int64_t Offset1, Offset2; in ClusterNeighboringLoads() local
226 if (!TII->areLoadsFromSameBasePtr(Base, User, Offset1, Offset2) || in ClusterNeighboringLoads()
227 Offset1 == Offset2) in ClusterNeighboringLoads()
231 if (O2SMap.insert(std::make_pair(Offset1, Base)).second) in ClusterNeighboringLoads()
232 Offsets.push_back(Offset1); in ClusterNeighboringLoads()
235 if (Offset2 < Offset1) in ClusterNeighboringLoads()
HDDAGCombiner.cpp9351 APInt Offset1 = cast<ConstantSDNode>(Offset)->getAPIntValue(); in CombineToPreIndexedLoadStore() local
9362 if (X1 * Y0 * Y1 < 0) CNV = CNV + Offset1; in CombineToPreIndexedLoadStore()
9363 else CNV = CNV - Offset1; in CombineToPreIndexedLoadStore()
13858 int64_t Offset1, Offset2; in isAlias() local
13862 Base1, Offset1, GV1, CV1); in isAlias()
13868 return !((Offset1 + (Op0->getMemoryVT().getSizeInBits() >> 3)) <= Offset2 || in isAlias()
13869 (Offset2 + (Op1->getMemoryVT().getSizeInBits() >> 3)) <= Offset1); in isAlias()
13877 Offset1 += MFI->getObjectOffset(cast<FrameIndexSDNode>(Base1)->getIndex()); in isAlias()
13879 return !((Offset1 + (Op0->getMemoryVT().getSizeInBits() >> 3)) <= Offset2 || in isAlias()
13880 (Offset2 + (Op1->getMemoryVT().getSizeInBits() >> 3)) <= Offset1); in isAlias()
HDSelectionDAG.cpp6890 int64_t Offset1 = 0; in isConsecutiveLoad() local
6892 bool isGA1 = TLI->isGAPlusOffset(Loc.getNode(), GV1, Offset1); in isConsecutiveLoad()
6895 return Offset1 == (Offset2 + Dist*Bytes); in isConsecutiveLoad()
/NextBSD/contrib/llvm/lib/Target/X86/
HDX86InstrInfo.h375 bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &Offset1,
387 int64_t Offset1, int64_t Offset2,
HDX86InstrInfo.cpp5770 int64_t &Offset1, int64_t &Offset2) const { in areLoadsFromSameBasePtr() argument
5866 Offset1 = cast<ConstantSDNode>(Load1->getOperand(3))->getSExtValue(); in areLoadsFromSameBasePtr()
5875 int64_t Offset1, int64_t Offset2, in shouldScheduleLoadsNear() argument
5877 assert(Offset2 > Offset1); in shouldScheduleLoadsNear()
5878 if ((Offset2 - Offset1) / 8 > 64) in shouldScheduleLoadsNear()
/NextBSD/contrib/llvm/lib/Target/ARM/
HDARMBaseInstrInfo.h206 bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &Offset1,
218 int64_t Offset1, int64_t Offset2,
HDARMBaseInstrInfo.cpp1492 int64_t &Offset1, in areLoadsFromSameBasePtr() argument
1553 Offset1 = cast<ConstantSDNode>(Load1->getOperand(1))->getSExtValue(); in areLoadsFromSameBasePtr()
1573 int64_t Offset1, int64_t Offset2, in shouldScheduleLoadsNear() argument
1578 assert(Offset2 > Offset1); in shouldScheduleLoadsNear()
1580 if ((Offset2 - Offset1) / 8 > 64) in shouldScheduleLoadsNear()
/NextBSD/contrib/llvm/include/llvm/Target/
HDTargetInstrInfo.h857 int64_t &Offset1, int64_t &Offset2) const { in areLoadsFromSameBasePtr() argument
870 int64_t Offset1, int64_t Offset2, in shouldScheduleLoadsNear() argument
/NextBSD/contrib/llvm/tools/clang/lib/CodeGen/
HDCGVTables.cpp887 uint64_t Offset1 = cast<llvm::ConstantInt>( in EmitVTableBitSetEntries() local
893 assert(Offset1 != Offset2); in EmitVTableBitSetEntries()
894 return Offset1 < Offset2; in EmitVTableBitSetEntries()
/NextBSD/contrib/llvm/lib/Transforms/Scalar/
HDMemCpyOptimizer.cpp119 int64_t Offset1 = GetOffsetFromIndex(GEP1, Idx, VariableIdxFound, DL); in IsPointerOffset() local
123 Offset = Offset2-Offset1; in IsPointerOffset()
/NextBSD/contrib/llvm/lib/Target/AArch64/
HDAArch64InstrFormats.td8162 int Offset1, int Offset2, int Offset4, int Offset8> {
8182 !cast<Operand>("GPR64pi" # Offset1)>;
8185 !cast<Operand>("GPR64pi" # Offset1)>;
8205 defm : SIMDLdrAliases<asm, "8b", Count, Offset1, 64>;
8206 defm : SIMDLdrAliases<asm, "16b", Count, Offset1, 128>;
/NextBSD/contrib/llvm/lib/Target/PowerPC/
HDPPCISelLowering.cpp9189 int64_t Offset1 = 0; in isConsecutiveLSLoc() local
9191 bool isGA1 = TLI.isGAPlusOffset(Loc.getNode(), GV1, Offset1); in isConsecutiveLSLoc()
9194 return Offset1 == (Offset2 + Dist*Bytes); in isConsecutiveLSLoc()