| /NextBSD/contrib/llvm/lib/Target/Sparc/ |
| HD | SparcInstr64Bit.td | 18 let Predicates = [Is64Bit] in { 25 } // Predicates = [Is64Bit] 38 let Predicates = [Is64Bit] in { 50 } // Predicates = [Is64Bit] 142 let Predicates = [Is64Bit] in { 183 } // Predicates = [Is64Bit] 190 let Predicates = [Is64Bit] in { 222 } // Predicates = [Is64Bit] 236 let Predicates = [Is64Bit] in { 294 } // Predicates = [Is64Bit] [all …]
|
| HD | SparcInstrVIS.td | 57 let Predicates = [HasVIS] in { 145 } // Predicates = [HasVIS] 149 let Predicates = [HasVIS2] in { 162 } // Predicates = [HasVIS2] 166 let Predicates = [HasVIS3] in { 263 } // Predicates = [IsVIS3]
|
| HD | SparcInstrInfo.td | 513 let Predicates = [Is32Bit], isCodeGenOnly = 1 in 641 let Predicates = [HasV9], cc = 0b00 in 682 let Predicates = [HasV9] in 767 let Predicates = [HasNoV9] in { 793 let Predicates = [HasNoV9] in { 1067 let Predicates = [HasV9], Constraints = "$f = $rd" in { 1139 let Predicates = [HasV9] in { 1193 let Predicates = [HasV9] in { 1217 } // let Predicates = [hasV9] 1229 let Predicates = [HasV9], hasSideEffects = 1, rd = 0, rs1 = 0b01111 in [all …]
|
| /NextBSD/contrib/llvm/lib/Target/X86/ |
| HD | X86InstrAVX512.td | 357 let Predicates = [HasAVX512] in { 460 isPseudo = 1, Predicates = [HasAVX512] in { 465 let Predicates = [HasAVX512] in { 511 let Predicates = [NoDQI] in 528 let Predicates = [HasDQI] in 541 let Predicates = [HasDQI] in 718 let Predicates = [HasVLX] in { 727 let Predicates = [HasVLX] in { 769 let Predicates = [HasVLX] in { 797 let Predicates = [prd] in [all …]
|
| HD | X86InstrSSE.td | 385 let Predicates = [HasSSE2] in { 420 let Predicates = [HasAVX] in { 490 isPseudo = 1, Predicates = [HasAVX], SchedRW = [WriteZero] in { 495 let Predicates = [HasAVX] in 498 let Predicates = [HasAVX2] in { 507 let Predicates = [HasAVX1Only] in { 531 let Predicates = [HasAVX2] in 618 let Predicates = [UseAVX] in { 716 let Predicates = [UseSSE1] in { 717 let Predicates = [NoSSE41], AddedComplexity = 15 in { [all …]
|
| HD | X86InstrCMovSetCC.td | 18 let Uses = [EFLAGS], Predicates = [HasCMov], Constraints = "$src1 = $dst", 40 let Uses = [EFLAGS], Predicates = [HasCMov], Constraints = "$src1 = $dst", 59 } // Uses = [EFLAGS], Predicates = [HasCMov], Constraints = "$src1 = $dst"
|
| /NextBSD/contrib/llvm/lib/Target/Mips/ |
| HD | Mips.td | 18 // The overall idea of the PredicateControl class is to chop the Predicates list 23 // Predicates for the encoding scheme in use such as HasStdEnc 25 // Predicates for the GPR size such as IsGP64bit 27 // Predicates for the FGR size and layout such as IsFP64bit 29 // Predicates for the instruction group membership such as ISA's and ASE's 33 // Predicates for anything else 35 list<Predicate> Predicates = !listconcat(EncodingPredicates,
|
| HD | MipsMSAInstrFormats.td | 14 let Predicates = [HasMSA]; 19 let Predicates = [HasMSA, HasMips64]; 37 let Predicates = [HasMSA];
|
| HD | MipsDSPInstrFormats.td | 24 let Predicates = [HasDSP]; 30 let Predicates = [HasDSP];
|
| /NextBSD/contrib/llvm/utils/TableGen/ |
| HD | FixedLenDecoderEmitter.cpp | 72 PredicateSet Predicates; member 103 PredicateSet &Predicates, 846 emitPredicateFunction(formatted_raw_ostream &OS, PredicateSet &Predicates, in emitPredicateFunction() argument 853 if (!Predicates.empty()) { in emitPredicateFunction() 857 for (const auto &Predicate : Predicates) { in emitPredicateFunction() 1113 ListInit *Predicates = in emitPredicateMatch() local 1116 for (unsigned i = 0; i < Predicates->size(); ++i) { in emitPredicateMatch() 1117 Record *Pred = Predicates->getElementAsRecord(i); in emitPredicateMatch() 1139 return !Predicates->empty(); in emitPredicateMatch() 1143 ListInit *Predicates = in doesOpcodeNeedPredicate() local [all …]
|
| HD | X86RecognizableInstr.cpp | 238 std::vector<Record*> Predicates = Rec->getValueAsListOfDefs("Predicates"); in RecognizableInstr() local 239 for (unsigned i = 0, e = Predicates.size(); i != e; ++i) { in RecognizableInstr() 240 if (Predicates[i]->getName().find("Not64Bit") != Name.npos || in RecognizableInstr() 241 Predicates[i]->getName().find("In32Bit") != Name.npos) { in RecognizableInstr() 245 if (Predicates[i]->getName().find("In64Bit") != Name.npos) { in RecognizableInstr()
|
| HD | CodeGenDAGPatterns.h | 685 : SrcRecord(srcrecord), Predicates(preds), SrcPattern(src), DstPattern(dst), in PatternToMatch() 689 ListInit *Predicates; // Top level predicate conditions to match. variable 697 ListInit *getPredicates() const { return Predicates; } in getPredicates()
|
| /NextBSD/contrib/llvm/lib/Target/ARM/ |
| HD | ARMInstrFormats.td | 380 list<Predicate> Predicates = [IsARM]; 388 list<Predicate> Predicates = [IsThumb]; 396 list<Predicate> Predicates = [IsThumb2]; 429 list<Predicate> Predicates = [IsARM]; 443 list<Predicate> Predicates = [IsARM]; 463 list<Predicate> Predicates = [IsARM]; 475 list<Predicate> Predicates = [IsARM]; 971 list<Predicate> Predicates = [IsARM]; 974 list<Predicate> Predicates = [IsARM, HasV5T]; 977 list<Predicate> Predicates = [IsARM, HasV5TE]; [all …]
|
| /NextBSD/contrib/llvm/lib/Target/Hexagon/ |
| HD | HexagonInstrInfoV5.td | 19 let Predicates = [HasV5T] in { 33 let Predicates = [HasV5T] in { 193 let AddedComplexity = 100, Predicates = [HasV5T] in { 286 let Predicates = [HasV5T] in 303 let Predicates = [HasV5T] in 327 let Predicates = [HasV5T] in 362 let Predicates = [HasV5T] in 391 let Predicates = [HasV5T] in { 403 let Predicates = [HasV5T] in { 415 let Predicates = [HasV5T] in { [all …]
|
| HD | HexagonIntrinsicsV5.td | 12 let Predicates = [HasV5T] in {
|
| /NextBSD/contrib/llvm/lib/Transforms/Scalar/ |
| HD | StructurizeCFG.cpp | 181 PredMap Predicates; member in __anon7020cac60111::StructurizeCFG 426 BBPredicates &Pred = Predicates[BB]; in gatherPredicates() 489 Predicates.clear(); in collectInfos() 533 BBPredicates &Preds = Loops ? LoopPreds[SuccFalse] : Predicates[SuccTrue]; in insertConditions() 750 BBPredicates &Preds = Predicates[Node->getEntry()]; in dominatesPredicates() 762 BBPredicates &Preds = Predicates[Node->getEntry()]; in isPredictableTrue() 945 Predicates.clear(); in runOnRegion()
|
| /NextBSD/contrib/llvm/lib/Target/AMDGPU/ |
| HD | R700Instructions.td | 18 let Predicates = [isR700] in {
|
| HD | EvergreenInstructions.td | 31 let Predicates = [isEGorCayman] in { 51 } // End let Predicates = [isEGorCayman] 57 let Predicates = [isEG] in { 252 } // End Predicates = [isEG] 258 let Predicates = [isEGorCayman] in { 670 } // End Predicates = [isEGorCayman]
|
| HD | VIInstructions.td | 98 let Predicates = [isVI] in { 148 } // End Predicates = [isVI]
|
| /NextBSD/contrib/gcc/config/sparc/ |
| HD | predicates.md | 21 ;; Predicates for numerical constants. 88 ;; Predicates for symbolic constants. 204 ;; Predicates for registers. 276 ;; Predicates for arithmetic instructions. 352 ;; Predicates for miscellaneous instructions. 428 ;; Predicates for operators.
|
| /NextBSD/contrib/llvm/lib/Target/SystemZ/ |
| HD | SystemZInstrVector.td | 14 let Predicates = [FeatureVector] in { 56 let Predicates = [FeatureVector] in { 98 let Predicates = [FeatureVector] in { 186 let Predicates = [FeatureVector] in { 224 let Predicates = [FeatureVector] in { 265 let Predicates = [FeatureVector] in { 321 let Predicates = [FeatureVector] in { 344 let Predicates = [FeatureVector] in { 646 let Predicates = [FeatureVector] in { 671 let Predicates = [FeatureVector] in { [all …]
|
| HD | SystemZInstrFP.td | 52 let Predicates = [FeatureNoVector] in { 176 let Predicates = [FeatureFPExtension] in { 216 let Predicates = [FeatureFPExtension] in { 282 let Predicates = [FeatureFPExtension] in {
|
| HD | SystemZInstrInfo.td | 1065 let Predicates = [FeatureMiscellaneousExtensions] in 1070 let Predicates = [FeatureHighWord] in { 1224 let Predicates = [FeatureInterlockedAccess1], Defs = [CC] in { 1243 let Predicates = [FeatureNoInterlockedAccess1] in { 1258 let Predicates = [FeatureNoInterlockedAccess1] in { 1282 let Predicates = [FeatureNoInterlockedAccess1] in { 1298 let Predicates = [FeatureNoInterlockedAccess1] in { 1368 let Predicates = [FeatureTransactionalExecution] in { 1409 let Predicates = [FeatureProcessorAssist] in { 1444 let Predicates = [FeaturePopulationCount], Defs = [CC] in {
|
| /NextBSD/contrib/llvm/lib/Target/AArch64/ |
| HD | AArch64InstrInfo.td | 1336 let Predicates = [IsLE] in { 1349 let Predicates = [IsLE] in { 1476 let Predicates = [IsLE] in { 1495 let Predicates = [IsLE] in { 1638 let Predicates = [IsLE] in { 1656 let Predicates = [IsLE] in { 1961 let Predicates = [IsLE] in { 1974 let Predicates = [IsLE] in { 2046 let Predicates = [IsLE] in { 2072 let Predicates = [IsLE] in { [all …]
|
| /NextBSD/contrib/llvm/include/llvm/Target/ |
| HD | Target.td | 341 // Predicates - List of predicates which will be turned into isel matching 343 list<Predicate> Predicates = []; 475 /// Predicates - These are extra conditionals which are turned into instruction 505 list<Predicate> Predicates = preds; 997 // Predicates - Predicates that must be true for this remapping to happen. 998 list<Predicate> Predicates = []; 1014 // Predicates - Predicates that must be true for this to match. 1015 list<Predicate> Predicates = [];
|