Home
last modified time | relevance | path

Searched refs:Scaled (Results 1 – 14 of 14) sorted by relevance

/NextBSD/contrib/llvm/lib/Analysis/
HDBlockFrequencyInfoImpl.cpp456 Scaled64 Scaled = BFI.Freqs[Index].Scaled * ScalingFactor; in convertFloatingToInteger() local
457 BFI.Freqs[Index].Integer = std::max(UINT64_C(1), Scaled.toInt<uint64_t>()); in convertFloatingToInteger()
459 << BFI.Freqs[Index].Scaled << ", scaled = " << Scaled in convertFloatingToInteger()
482 : BFI.Freqs[N.Index].Scaled; in unwrapLoop()
493 Freqs[Index].Scaled = Working[Index].Mass.toScaled(); in unwrapLoops()
506 Min = std::min(Min, Freqs[Index].Scaled); in finalizeMetrics()
507 Max = std::max(Max, Freqs[Index].Scaled); in finalizeMetrics()
530 return Freqs[Node.Index].Scaled; in getFloatingBlockFreq()
HDScalarEvolutionExpander.cpp432 Value *Scaled = ScaledOps.empty() ? in expandAddToGEP() local
435 GepIndices.push_back(Scaled); in expandAddToGEP()
/NextBSD/contrib/llvm/lib/Target/ARM/
HDARMScheduleV6.td109 // Scaled register offset, issues over 2 cycles
122 // Scaled register offset with update, issues over 2 cycles
162 // Scaled register offset, issues over 2 cycles
175 // Scaled register offset with update, issues over 2 cycles
HDARMScheduleA8.td124 // Scaled register offset, issues over 2 cycles
145 // Scaled register offset with update, issues over 2 cycles
203 // Scaled register offset, issues over 2 cycles
223 // Scaled register offset with update, issues over 2 cycles
HDARMScheduleSwift.td260 // Scaled register offset
304 // Scaled register offset with update
400 // Scaled register offset
441 // Scaled register offset with update
HDARMScheduleA9.td227 // Scaled register offset
268 // Scaled register offset with update
367 // Scaled register offset
404 // Scaled register offset with update
HDARMInstrThumb.td73 // Scaled 4 immediate.
/NextBSD/contrib/llvm/include/llvm/CodeGen/
HDMachineTraceMetrics.h379 unsigned getCycles(unsigned Scaled) { in getCycles() argument
381 return (Scaled + Factor - 1) / Factor; in getCycles()
/NextBSD/contrib/llvm/lib/CodeGen/
HDSpillPlacement.cpp236 uint64_t Scaled = (Freq >> 13) + bool(Freq & (1 << 12)); in setThreshold() local
237 Threshold = std::max(UINT64_C(1), Scaled); in setThreshold()
/NextBSD/contrib/llvm/tools/clang/lib/CodeGen/
HDCodeGenPGO.cpp830 uint64_t Scaled = Weight / Scale + 1; in scaleBranchWeight() local
831 assert(Scaled <= UINT32_MAX && "overflow 32-bits"); in scaleBranchWeight()
832 return Scaled; in scaleBranchWeight()
/NextBSD/contrib/llvm/include/llvm/Analysis/
HDBlockFrequencyInfoImpl.h188 Scaled64 Scaled;
/NextBSD/contrib/llvm/lib/Target/AArch64/
HDAArch64InstrFormats.td3507 // Scaled single-precision to 32-bit
3516 // Scaled single-precision to 64-bit
3524 // Scaled double-precision to 32-bit
3533 // Scaled double-precision to 64-bit
3603 // Scaled
HDAArch64InstrInfo.td2402 // Scaled floating point to integer conversion instructions.
2425 // Scaled integer to floating point conversion instructions.
/NextBSD/contrib/binutils/gas/po/
HDgas.pot8633 msgid "Scaled-indexed addressing mode combined with scaled-index"