| /NextBSD/contrib/llvm/lib/Transforms/InstCombine/ |
| HD | InstCombineSimplifyDemanded.cpp | 71 bool InstCombiner::SimplifyDemandedBits(Use &U, APInt DemandedMask, in SimplifyDemandedBits() function in InstCombiner 243 if (SimplifyDemandedBits(I->getOperandUse(1), DemandedMask, RHSKnownZero, in SimplifyDemandedUseBits() 245 SimplifyDemandedBits(I->getOperandUse(0), DemandedMask & ~RHSKnownZero, in SimplifyDemandedUseBits() 281 if (SimplifyDemandedBits(I->getOperandUse(1), DemandedMask, RHSKnownZero, in SimplifyDemandedUseBits() 283 SimplifyDemandedBits(I->getOperandUse(0), DemandedMask & ~RHSKnownOne, in SimplifyDemandedUseBits() 323 if (SimplifyDemandedBits(I->getOperandUse(1), DemandedMask, RHSKnownZero, in SimplifyDemandedUseBits() 325 SimplifyDemandedBits(I->getOperandUse(0), DemandedMask, LHSKnownZero, in SimplifyDemandedUseBits() 416 if (SimplifyDemandedBits(I->getOperandUse(2), DemandedMask, RHSKnownZero, in SimplifyDemandedUseBits() 418 SimplifyDemandedBits(I->getOperandUse(1), DemandedMask, LHSKnownZero, in SimplifyDemandedUseBits() 438 if (SimplifyDemandedBits(I->getOperandUse(0), DemandedMask, KnownZero, in SimplifyDemandedUseBits() [all …]
|
| HD | InstCombineInternal.h | 511 bool SimplifyDemandedBits(Use &U, APInt DemandedMask, APInt &KnownZero,
|
| HD | InstCombineCompares.cpp | 2826 if (SimplifyDemandedBits(I.getOperandUse(0), in visitICmpInst() 2830 if (SimplifyDemandedBits(I.getOperandUse(1), in visitICmpInst()
|
| /NextBSD/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| HD | TargetLowering.cpp | 376 bool TargetLowering::SimplifyDemandedBits(SDValue Op, in SimplifyDemandedBits() function in TargetLowering 437 if (SimplifyDemandedBits(Op.getOperand(1), NewMask, KnownZero, in SimplifyDemandedBits() 441 if (SimplifyDemandedBits(Op.getOperand(0), ~KnownZero & NewMask, in SimplifyDemandedBits() 468 if (SimplifyDemandedBits(Op.getOperand(1), NewMask, KnownZero, in SimplifyDemandedBits() 472 if (SimplifyDemandedBits(Op.getOperand(0), ~KnownOne & NewMask, in SimplifyDemandedBits() 502 if (SimplifyDemandedBits(Op.getOperand(1), NewMask, KnownZero, in SimplifyDemandedBits() 506 if (SimplifyDemandedBits(Op.getOperand(0), NewMask, KnownZero2, in SimplifyDemandedBits() 572 if (SimplifyDemandedBits(Op.getOperand(2), NewMask, KnownZero, in SimplifyDemandedBits() 575 if (SimplifyDemandedBits(Op.getOperand(1), NewMask, KnownZero2, in SimplifyDemandedBits() 590 if (SimplifyDemandedBits(Op.getOperand(3), NewMask, KnownZero, in SimplifyDemandedBits() [all …]
|
| HD | DAGCombiner.cpp | 179 bool SimplifyDemandedBits(SDValue Op) { in SimplifyDemandedBits() function in __anonedc6715f0111::DAGCombiner 182 return SimplifyDemandedBits(Op, Demanded); in SimplifyDemandedBits() 185 bool SimplifyDemandedBits(SDValue Op, const APInt &Demanded); 889 bool DAGCombiner::SimplifyDemandedBits(SDValue Op, const APInt &Demanded) { in SimplifyDemandedBits() function in DAGCombiner 892 if (!TLI.SimplifyDemandedBits(Op, Demanded, KnownZero, KnownOne, TLO)) in SimplifyDemandedBits() 1720 if (!VT.isVector() && SimplifyDemandedBits(SDValue(N, 0))) in visitADD() 3153 SimplifyDemandedBits(SDValue(N, 0))) in visitAND() 3704 SimplifyDemandedBits(SDValue(N, 0))) in visitOR() 4122 SimplifyDemandedBits(SDValue(N, 0))) in visitXOR() 4302 if (N1C && SimplifyDemandedBits(SDValue(N, 0))) in visitSHL() [all …]
|
| /NextBSD/contrib/llvm/lib/Target/XCore/ |
| HD | XCoreISelLowering.cpp | 1644 TLI.SimplifyDemandedBits(OutVal, DemandedMask, KnownZero, KnownOne, in PerformDAGCombine() 1661 TLI.SimplifyDemandedBits(Time, DemandedMask, KnownZero, KnownOne, in PerformDAGCombine()
|
| /NextBSD/contrib/llvm/include/llvm/Target/ |
| HD | TargetLowering.h | 2142 bool SimplifyDemandedBits(SDValue Op, const APInt &DemandedMask,
|
| /NextBSD/contrib/llvm/lib/Target/AMDGPU/ |
| HD | AMDGPUISelLowering.cpp | 2352 if (TLI.SimplifyDemandedBits(Op, Demanded, KnownZero, KnownOne, TLO)) in simplifyI24() 2600 TLI.SimplifyDemandedBits(BitsFrom, Demanded, in PerformDAGCombine()
|
| HD | SIISelLowering.cpp | 1815 TLI.SimplifyDemandedBits(Src, Demanded, KnownZero, KnownOne, TLO)) { in PerformDAGCombine()
|
| /NextBSD/contrib/llvm/lib/Target/X86/ |
| HD | X86ISelLowering.cpp | 22676 TLI.SimplifyDemandedBits(Cond, DemandedMask, KnownZero, KnownOne, in PerformSELECTCombine() 24622 TLI.SimplifyDemandedBits(Op1, DemandedMask, KnownZero, KnownOne, TLO)) in PerformBTCombine()
|