Home
last modified time | relevance | path

Searched refs:bits_per_pixel (Results 1 – 15 of 15) sorted by relevance

/NextBSD/sys/dev/drm2/radeon/
HDradeon_legacy_crtc.c406 switch (target_fb->bits_per_pixel) { in radeon_crtc_do_set_base()
452 pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8); in radeon_crtc_do_set_base()
453 crtc_pitch = (((pitch_pixels * target_fb->bits_per_pixel) + in radeon_crtc_do_set_base()
454 ((target_fb->bits_per_pixel * 8) - 1)) / in radeon_crtc_do_set_base()
455 (target_fb->bits_per_pixel * 8)); in radeon_crtc_do_set_base()
480 int byteshift = target_fb->bits_per_pixel >> 4; in radeon_crtc_do_set_base()
487 switch (target_fb->bits_per_pixel) { in radeon_crtc_do_set_base()
578 switch (crtc->fb->bits_per_pixel) { in radeon_set_crtc_timing()
HDatombios_crtc.c1119 switch (target_fb->bits_per_pixel) { in dce4_crtc_do_set_base()
1145 target_fb->bits_per_pixel); in dce4_crtc_do_set_base()
1227 fb_pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8); in dce4_crtc_do_set_base()
1320 switch (target_fb->bits_per_pixel) { in avivo_crtc_do_set_base()
1350 target_fb->bits_per_pixel); in avivo_crtc_do_set_base()
1396 fb_pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8); in avivo_crtc_do_set_base()
HDradeon_display.c426 pitch_pixels = fb->pitches[0] / (fb->bits_per_pixel / 8); in radeon_crtc_page_flip()
432 int byteshift = fb->bits_per_pixel >> 4; in radeon_crtc_page_flip()
438 switch (fb->bits_per_pixel) { in radeon_crtc_page_flip()
HDr100.c3328 pixel_bytes1 = rdev->mode_info.crtcs[0]->base.fb->bits_per_pixel / 8; in r100_bandwidth_update()
3333 pixel_bytes2 = rdev->mode_info.crtcs[1]->base.fb->bits_per_pixel / 8; in r100_bandwidth_update()
/NextBSD/sys/dev/drm2/
HDdrm_fb_helper.c603 if (fb->bits_per_pixel == 16) {
686 if (var->bits_per_pixel > fb->bits_per_pixel ||
691 var->xres, var->yres, var->bits_per_pixel,
693 fb->width, fb->height, fb->bits_per_pixel);
697 switch (var->bits_per_pixel) {
705 depth = var->bits_per_pixel;
995 info->fb_depth = fb->bits_per_pixel; in drm_fb_helper_fill_var()
1459 bpp_sel = fb_helper->fb->bits_per_pixel; in drm_fb_helper_hotplug_event()
HDdrm_crtc_helper.c652 } else if (set->fb->bits_per_pixel != in drm_crtc_helper_set_config()
653 set->crtc->fb->bits_per_pixel) { in drm_crtc_helper_set_config()
915 &fb->bits_per_pixel); in drm_helper_mode_fill_fb_struct()
HDdrm_crtc.h263 int bits_per_pixel; member
HDdrm_crtc.c2471 r->bpp = fb->bits_per_pixel; in drm_mode_getfb()
/NextBSD/sys/dev/drm2/i915/
HDintel_pm.c1037 int pixel_size = crtc->fb->bits_per_pixel / 8; in pineview_update_wm()
1111 pixel_size = crtc->fb->bits_per_pixel / 8; in g4x_compute_wm0()
1196 pixel_size = crtc->fb->bits_per_pixel / 8; in g4x_compute_srwm()
1235 pixel_size = crtc->fb->bits_per_pixel / 8; /* BPP */ in vlv_compute_drain_latency()
1413 int pixel_size = crtc->fb->bits_per_pixel / 8; in i965_update_wm()
1486 crtc->fb->bits_per_pixel / 8, in i9xx_update_wm()
1497 crtc->fb->bits_per_pixel / 8, in i9xx_update_wm()
1526 int pixel_size = enabled->fb->bits_per_pixel / 8; in i9xx_update_wm()
1587 crtc->fb->bits_per_pixel / 8, in i830_update_wm()
1672 pixel_size = crtc->fb->bits_per_pixel / 8; in ironlake_compute_srwm()
HDintel_sprite.c138 offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); in ivb_update_plane()
299 offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); in ilk_update_plane()
HDintel_display.c1871 switch (fb->bits_per_pixel) { in i9xx_update_plane()
1886 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel); in i9xx_update_plane()
1899 Offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); in i9xx_update_plane()
1945 switch (fb->bits_per_pixel) { in ironlake_update_plane()
1964 DRM_ERROR("bpp %d depth %d\n", fb->bits_per_pixel, in ironlake_update_plane()
1970 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel); in ironlake_update_plane()
1985 Offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8); in ironlake_update_plane()
3526 ironlake_compute_m_n(int bits_per_pixel, int nlanes, int pixel_clock, in ironlake_compute_m_n() argument
3532 m_n->gmch_m = bits_per_pixel * pixel_clock; in ironlake_compute_m_n()
5381 fb->bits_per_pixel)) { in mode_fits_in_fbdev()
[all …]
HDi915_debug.c1253 fb->base.bits_per_pixel); in i915_gem_framebuffer_info()
1265 fb->base.bits_per_pixel); in i915_gem_framebuffer_info()
HDintel_overlay.c690 switch (overlay->crtc->base.fb->bits_per_pixel) { in update_colorkey()
HDi915_irq.c1349 crtc->x * crtc->fb->bits_per_pixel/8); in i915_pageflip_stall_check()
/NextBSD/sys/xen/interface/
HDxen.h858 uint16_t bits_per_pixel; member