Home
last modified time | relevance | path

Searched refs:getExtLoad (Results 1 – 22 of 22) sorted by relevance

/NextBSD/contrib/llvm/lib/CodeGen/SelectionDAG/
HDLegalizeDAG.cpp277 DAG.getExtLoad(ISD::EXTLOAD, dl, OrigVT, in ExpandConstantFP()
365 SDValue Load = DAG.getExtLoad(ISD::EXTLOAD, dl, RegVT, Store, StackPtr, in ExpandUnalignedStore()
484 SDValue Load = DAG.getExtLoad(ISD::EXTLOAD, dl, RegVT, Chain, Ptr, in ExpandUnalignedLoad()
502 Load = DAG.getExtLoad(LD->getExtensionType(), dl, VT, TF, StackBase, in ExpandUnalignedLoad()
532 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, dl, VT, Chain, Ptr, LD->getPointerInfo(), in ExpandUnalignedLoad()
538 Hi = DAG.getExtLoad(HiExtType, dl, VT, Chain, Ptr, in ExpandUnalignedLoad()
544 Hi = DAG.getExtLoad(HiExtType, dl, VT, Chain, Ptr, LD->getPointerInfo(), in ExpandUnalignedLoad()
550 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, dl, VT, Chain, Ptr, in ExpandUnalignedLoad()
975 DAG.getExtLoad(NewExtType, dl, Node->getValueType(0), in LegalizeLoadOps()
1013 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, dl, Node->getValueType(0), in LegalizeLoadOps()
[all …]
HDLegalizeVectorOps.cpp536 ScalarLoad = DAG.getExtLoad(ISD::EXTLOAD, dl, WideVT, Chain, BasePTR, in ExpandLoad()
611 SDValue ScalarLoad = DAG.getExtLoad(ExtType, dl, in ExpandLoad()
HDDAGCombiner.cpp937 return DAG.getExtLoad(ExtType, dl, PVT, in PromoteOperand()
1158 SDValue NewLD = DAG.getExtLoad(ExtType, dl, PVT, in PromoteLoad()
3093 DAG.getExtLoad(ISD::ZEXTLOAD, SDLoc(LN0), LoadResultTy, in visitAND()
3128 DAG.getExtLoad(ISD::ZEXTLOAD, SDLoc(LN0), LoadResultTy, in visitAND()
3167 SDValue ExtLoad = DAG.getExtLoad(ISD::ZEXTLOAD, SDLoc(N0), VT, in visitAND()
3187 SDValue ExtLoad = DAG.getExtLoad(ISD::ZEXTLOAD, SDLoc(N0), VT, in visitAND()
5795 SDValue SplitLoad = DAG.getExtLoad( in CombineExtLoad()
5903 SDValue ExtLoad = DAG.getExtLoad(ISD::SEXTLOAD, SDLoc(N), VT, in visitSIGN_EXTEND()
5930 SDValue ExtLoad = DAG.getExtLoad(ISD::SEXTLOAD, SDLoc(N), VT, in visitSIGN_EXTEND()
5959 SDValue ExtLoad = DAG.getExtLoad(ISD::SEXTLOAD, SDLoc(LN0), VT, in visitSIGN_EXTEND()
[all …]
HDLegalizeIntegerTypes.cpp465 SDValue Res = DAG.getExtLoad(ExtType, dl, NVT, N->getChain(), N->getBasePtr(), in PromoteIntRes_LOAD()
1968 Lo = DAG.getExtLoad(ExtType, dl, NVT, Ch, Ptr, N->getPointerInfo(), in ExpandIntRes_LOAD()
2004 Hi = DAG.getExtLoad(ExtType, dl, NVT, Ch, Ptr, in ExpandIntRes_LOAD()
2022 Hi = DAG.getExtLoad(ExtType, dl, NVT, Ch, Ptr, N->getPointerInfo(), in ExpandIntRes_LOAD()
2032 Lo = DAG.getExtLoad(ISD::ZEXTLOAD, dl, NVT, Ch, Ptr, in ExpandIntRes_LOAD()
2983 SDValue Fudge = DAG.getExtLoad(ISD::EXTLOAD, dl, DstVT, DAG.getEntryNode(), in ExpandIntOp_UINT_TO_FP()
HDLegalizeVectorTypes.cpp1556 return DAG.getExtLoad(ISD::EXTLOAD, dl, N->getValueType(0), Store, StackPtr, in SplitVecOp_EXTRACT_VECTOR_ELT()
3381 Ops[0] = DAG.getExtLoad(ExtType, dl, EltVT, Chain, BasePtr, in GenWidenVectorExtLoads()
3392 Ops[i] = DAG.getExtLoad(ExtType, dl, EltVT, Chain, NewBasePtr, in GenWidenVectorExtLoads()
HDSelectionDAG.cpp4253 Value = DAG.getExtLoad(ISD::EXTLOAD, dl, NVT, Chain, in getMemcpyLoadsAndStores()
5008 SDValue SelectionDAG::getExtLoad(ISD::LoadExtType ExtType, SDLoc dl, EVT VT, in getExtLoad() function in SelectionDAG
5021 SDValue SelectionDAG::getExtLoad(ISD::LoadExtType ExtType, SDLoc dl, EVT VT, in getExtLoad() function in SelectionDAG
HDLegalizeFloatTypes.cpp1266 Hi = DAG.getExtLoad(LD->getExtensionType(), dl, NVT, Chain, Ptr, in ExpandFloatRes_LOAD()
/NextBSD/contrib/llvm/lib/Target/XCore/
HDXCoreISelLowering.cpp470 SDValue Low = DAG.getExtLoad(ISD::ZEXTLOAD, DL, MVT::i32, Chain, in LowerLOAD()
476 SDValue High = DAG.getExtLoad(ISD::EXTLOAD, DL, MVT::i32, Chain, in LowerLOAD()
994 return DAG.getExtLoad(ISD::EXTLOAD, SDLoc(Op), MVT::i32, N->getChain(), in LowerATOMIC_LOAD()
1000 return DAG.getExtLoad(ISD::EXTLOAD, SDLoc(Op), MVT::i32, N->getChain(), in LowerATOMIC_LOAD()
/NextBSD/contrib/llvm/include/llvm/CodeGen/
HDSelectionDAG.h837 SDValue getExtLoad(ISD::LoadExtType ExtType, SDLoc dl, EVT VT,
842 SDValue getExtLoad(ISD::LoadExtType ExtType, SDLoc dl, EVT VT,
/NextBSD/contrib/llvm/lib/Target/Hexagon/
HDHexagonISelLowering.cpp1098 Loads[0] = DAG.getExtLoad(Ext, DL, MVT::i32, Chain, Base, in LowerLOAD()
1107 Loads[1] = DAG.getExtLoad(Ext, DL, MVT::i32, Chain, Ptr, in LowerLOAD()
1120 Loads[2] = DAG.getExtLoad(Ext, DL, MVT::i32, Chain, Ptr, in LowerLOAD()
1129 Loads[3] = DAG.getExtLoad(Ext, DL, MVT::i32, Chain, Ptr, in LowerLOAD()
/NextBSD/contrib/llvm/lib/Target/AMDGPU/
HDAMDGPUISelLowering.cpp1232 = DAG.getExtLoad(Load->getExtensionType(), SL, EltVT, in ScalarizeVectorLoad()
1273 = DAG.getExtLoad(Load->getExtensionType(), SL, LoVT, in SplitVectorLoad()
1284 = DAG.getExtLoad(Load->getExtensionType(), SL, HiVT, in SplitVectorLoad()
1456 SDValue NewLD = DAG.getExtLoad(ISD::EXTLOAD, DL, MVT::i32, Chain, in LowerLOAD()
HDSIISelLowering.cpp1479 SDValue NewLoad = DAG.getExtLoad(ISD::ZEXTLOAD, DL, RegVT, in performUCharToFloatCombine()
HDR600ISelLowering.cpp1551 SDValue NewLoad = DAG.getExtLoad(ISD::EXTLOAD, DL, VT, Chain, Ptr, in LowerLOAD()
/NextBSD/contrib/llvm/lib/Target/PowerPC/
HDPPCISelLowering.cpp2292 SDValue GprIndex = DAG.getExtLoad(ISD::ZEXTLOAD, dl, MVT::i32, InChain, in LowerVAARG()
2315 SDValue FprIndex = DAG.getExtLoad(ISD::ZEXTLOAD, dl, MVT::i32, InChain, in LowerVAARG()
4958 SDValue Load = DAG.getExtLoad(ISD::EXTLOAD, dl, PtrVT, Chain, Arg, in LowerCall_64SVR4()
5515 SDValue Load = DAG.getExtLoad(ISD::EXTLOAD, dl, PtrVT, Chain, Arg, in LowerCall_Darwin()
5932 DAG.getExtLoad(ISD::EXTLOAD, dl, getPointerTy(DAG.getDataLayout()), Chain, in LowerLOAD()
7607 DAG.getExtLoad(LN->getExtensionType(), dl, ScalarVT, LoadChain, in LowerVectorLoad()
7660 VectElmts.push_back(DAG.getExtLoad(ISD::EXTLOAD, in LowerVectorLoad()
/NextBSD/contrib/llvm/lib/Target/NVPTX/
HDNVPTXISelLowering.cpp2185 p = DAG.getExtLoad(ExtOp, dl, Ins[InsIdx].VT, Root, srcAddr, in LowerFormalArguments()
2311 p = DAG.getExtLoad( in LowerFormalArguments()
/NextBSD/contrib/llvm/lib/Target/Mips/
HDMipsISelLowering.cpp1589 Addr = DAG.getExtLoad(ISD::SEXTLOAD, DL, PTy, Chain, Addr, in lowerBR_JT()
3707 SDValue LoadVal = DAG.getExtLoad( in passByValArg()
/NextBSD/contrib/llvm/lib/Target/X86/
HDX86ISelDAGToDAG.cpp561 SDValue Result = CurDAG->getExtLoad(ISD::EXTLOAD, dl, DstVT, Store, MemTmp, in PreprocessISelDAG()
HDX86ISelLowering.cpp11709 IDX = DAG.getExtLoad(ISD::ZEXTLOAD, dl, PtrVT, Chain, IDX, in LowerGlobalTLSAddress()
12226 SDValue Fudge = DAG.getExtLoad(ISD::EXTLOAD, dl, MVT::f80, DAG.getEntryNode(), in LowerUINT_TO_FP()
14421 DAG.getExtLoad(Ext, dl, HalfVecVT, Ld->getChain(), Ld->getBasePtr(), in LowerExtendedLoad()
/NextBSD/contrib/llvm/lib/Target/SystemZ/
HDSystemZISelLowering.cpp1621 C.Op0 = DAG.getExtLoad(ExtType, SDLoc(Load), MVT::i32, in adjustSubwordCmp()
3005 return DAG.getExtLoad(ISD::EXTLOAD, SDLoc(Op), Op.getValueType(), in lowerATOMIC_LOAD()
/NextBSD/contrib/llvm/lib/Target/Sparc/
HDSparcISelLowering.cpp477 Load = DAG.getExtLoad(LoadOp, dl, MVT::i32, Chain, FIPtr, in LowerFormalArguments_32()
/NextBSD/contrib/llvm/lib/Target/AArch64/
HDAArch64ISelLowering.cpp2217 ArgValue = DAG.getExtLoad(ExtType, DL, VA.getLocVT(), Chain, FIN, in LowerFormalArguments()
/NextBSD/contrib/llvm/lib/Target/ARM/
HDARMISelLowering.cpp6088 return DAG.getExtLoad(LD->getExtensionType(), SDLoc(LD), ExtendedTy, in SkipLoadExtensionForVMULL()