Home
last modified time | relevance | path

Searched refs:tiling_mode (Results 1 – 13 of 13) sorted by relevance

/NextBSD/sys/dev/drm2/i915/
HDi915_gem_tiling.c206 i915_tiling_ok(struct drm_device *dev, int stride, int size, int tiling_mode) in i915_tiling_ok() argument
211 if (tiling_mode == I915_TILING_NONE) in i915_tiling_ok()
215 (tiling_mode == I915_TILING_Y && HAS_128_BYTE_Y_TILING(dev))) in i915_tiling_ok()
258 i915_gem_object_fence_ok(struct drm_i915_gem_object *obj, int tiling_mode) in i915_gem_object_fence_ok() argument
262 if (tiling_mode == I915_TILING_NONE) in i915_gem_object_fence_ok()
315 args->stride, obj->base.size, args->tiling_mode)) { in i915_gem_set_tiling()
325 if (args->tiling_mode == I915_TILING_NONE) { in i915_gem_set_tiling()
329 if (args->tiling_mode == I915_TILING_X) in i915_gem_set_tiling()
348 args->tiling_mode = I915_TILING_NONE; in i915_gem_set_tiling()
355 if (args->tiling_mode != obj->tiling_mode || in i915_gem_set_tiling()
[all …]
HDi915_gem.c127 if (obj->tiling_mode) in i915_gem_object_fence_lost()
340 obj->tiling_mode != I915_TILING_NONE; in i915_gem_object_needs_bit17_swizzle()
1078 if (obj->tiling_mode == I915_TILING_NONE && in i915_gem_pwrite_ioctl()
1634 i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode) in i915_gem_get_gtt_size() argument
1639 tiling_mode == I915_TILING_NONE) in i915_gem_get_gtt_size()
1664 int tiling_mode) in i915_gem_get_gtt_alignment() argument
1671 tiling_mode == I915_TILING_NONE) in i915_gem_get_gtt_alignment()
1678 return i915_gem_get_gtt_size(dev, size, tiling_mode); in i915_gem_get_gtt_alignment()
1694 int tiling_mode) in i915_gem_get_unfenced_gtt_alignment() argument
1700 tiling_mode == I915_TILING_NONE) in i915_gem_get_unfenced_gtt_alignment()
[all …]
HDintel_sprite.c96 if (obj->tiling_mode != I915_TILING_NONE) in ivb_update_plane()
133 if (obj->tiling_mode != I915_TILING_NONE) { in ivb_update_plane()
273 if (obj->tiling_mode != I915_TILING_NONE) in ilk_update_plane()
294 if (obj->tiling_mode != I915_TILING_NONE) { in ilk_update_plane()
HDi915_drm.h806 __u32 tiling_mode; member
829 __u32 tiling_mode; member
HDi915_gem_execbuffer.c552 obj->tiling_mode != I915_TILING_NONE; in pin_and_fence_object()
606 obj->tiling_mode != I915_TILING_NONE; in i915_gem_execbuffer_reserve()
646 obj->tiling_mode != I915_TILING_NONE; in i915_gem_execbuffer_reserve()
HDi915_drv.h849 unsigned int tiling_mode:2; member
1228 uint32_t size, int tiling_mode);
HDintel_display.c1789 switch (obj->tiling_mode) { in intel_pin_and_fence_fb_obj()
1890 if (obj->tiling_mode != I915_TILING_NONE) in i9xx_update_plane()
1974 if (obj->tiling_mode != I915_TILING_NONE) in ironlake_update_plane()
5170 if (obj->tiling_mode) { in intel_crtc_cursor_set()
6112 intel_ring_emit(ring, obj->gtt_offset | obj->tiling_mode); in intel_gen4_queue_flip()
6151 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode); in intel_gen6_queue_flip()
6197 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode)); in intel_gen7_queue_flip()
6681 if (obj->tiling_mode == I915_TILING_Y) in intel_framebuffer_init()
HDintel_overlay.c1162 if (new_bo->tiling_mode) { in intel_overlay_put_image()
HDi915_debug.c96 switch (obj->tiling_mode) { in get_tiling_flag()
HDi915_irq.c884 err->tiling = obj->tiling_mode; in capture_bo()
HDintel_pm.c484 if (obj->tiling_mode != I915_TILING_X || in intel_update_fbc()
/NextBSD/sys/dev/drm/
HDi915_drm.h690 uint32_t tiling_mode; member
713 uint32_t tiling_mode; member
HDi915_drv.h374 uint32_t tiling_mode; member