Home
last modified time | relevance | path

Searched refs:IMR (Results 1 – 4 of 4) sorted by relevance

/dragonfly/sys/dev/netif/sbsh/
HDif_sbsh.c63 u_int8_t CR, CRB, SR, IMR, CTDR, LTDR, CRDR, LRDR; member
339 sc->regs->IMR = EXT; in sbsh_init()
356 sc->regs->IMR = EXT; in sbsh_stop()
369 sc->regs->IMR = 0; in sbsh_stop()
385 sc->regs->IMR = 0; in init_card()
839 sc->regs->IMR = EXT | RXS | TXS | CRC | OFL | UFL; in activate()
854 sc->regs->IMR = EXT; in deactivate()
908 sc->regs->IMR = EXT; in start_cx28975()
/dragonfly/sys/dev/drm/i915/
HDintel_ringbuffer.c1001 I915_WRITE(IMR, dev_priv->irq_mask); in i9xx_irq_enable()
1011 I915_WRITE(IMR, dev_priv->irq_mask); in i9xx_irq_disable()
1020 I915_WRITE16(IMR, dev_priv->irq_mask); in i8xx_irq_enable()
1030 I915_WRITE16(IMR, dev_priv->irq_mask); in i8xx_irq_disable()
HDi915_irq.c130 I915_WRITE(type##IMR, 0xffffffff); \
131 POSTING_READ(type##IMR); \
140 I915_WRITE16(type##IMR, 0xffff); \
141 POSTING_READ16(type##IMR); \
194 I915_WRITE(type##IMR, (imr_val)); \
195 POSTING_READ(type##IMR); \
201 I915_WRITE16(type##IMR, (imr_val)); \
202 POSTING_READ16(type##IMR); \
HDi915_reg.h2563 #define IMR _MMIO(0x20a8) macro