Home
last modified time | relevance | path

Searched refs:PIPE_CONTROL_CS_STALL (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/i915/
HDintel_ringbuffer.c186 *cs++ = PIPE_CONTROL_CS_STALL | PIPE_CONTROL_STALL_AT_SCOREBOARD; in intel_emit_post_sync_nonzero_flush()
232 flags |= PIPE_CONTROL_CS_STALL; in gen6_render_ring_flush()
244 flags |= PIPE_CONTROL_QW_WRITE | PIPE_CONTROL_CS_STALL; in gen6_render_ring_flush()
270 *cs++ = PIPE_CONTROL_CS_STALL | PIPE_CONTROL_STALL_AT_SCOREBOARD; in gen7_render_ring_cs_stall_wa()
293 flags |= PIPE_CONTROL_CS_STALL; in gen7_render_ring_flush()
350 flags = PIPE_CONTROL_CS_STALL; in gen8_render_ring_flush()
370 PIPE_CONTROL_CS_STALL | in gen8_render_ring_flush()
729 PIPE_CONTROL_CS_STALL; in gen8_rcs_signal()
856 *cs++ = PIPE_CONTROL_GLOBAL_GTT_IVB | PIPE_CONTROL_CS_STALL | in gen8_render_emit_breadcrumb()
HDintel_lrc.c1224 PIPE_CONTROL_CS_STALL | in gen8_emit_flush_coherentl3_wa()
1265 PIPE_CONTROL_CS_STALL | in gen8_init_indirectctx_bb()
1305 PIPE_CONTROL_CS_STALL | in gen9_init_indirectctx_bb()
1734 flags |= PIPE_CONTROL_CS_STALL; in gen8_emit_flush_render()
1787 cs = gen8_emit_pipe_control(cs, PIPE_CONTROL_CS_STALL, 0); in gen8_emit_flush_render()
1836 *cs++ = PIPE_CONTROL_GLOBAL_GTT_IVB | PIPE_CONTROL_CS_STALL | in gen8_emit_breadcrumb_render()
HDi915_reg.h629 #define PIPE_CONTROL_CS_STALL (1<<20) macro