Home
last modified time | relevance | path

Searched refs:mmGRPH_SECONDARY_SURFACE_ADDRESS (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/dce/
HDdce_6_0_d.h3837 #define mmGRPH_SECONDARY_SURFACE_ADDRESS 0x1A05 macro
HDdce_8_0_d.h1570 #define mmGRPH_SECONDARY_SURFACE_ADDRESS 0x1a05 macro
HDdce_10_0_d.h2419 #define mmGRPH_SECONDARY_SURFACE_ADDRESS 0x1a05 macro
HDdce_11_0_d.h2313 #define mmGRPH_SECONDARY_SURFACE_ADDRESS 0x1a05 macro
HDdce_11_2_d.h3544 #define mmGRPH_SECONDARY_SURFACE_ADDRESS 0x1a05 macro
/dragonfly/sys/dev/drm/amd/amdgpu/
HDdce_v10_0.c1995 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset, in dce_v10_0_crtc_do_set_base()
HDdce_v11_0.c2037 WREG32(mmGRPH_SECONDARY_SURFACE_ADDRESS + amdgpu_crtc->crtc_offset, in dce_v11_0_crtc_do_set_base()