Home
last modified time | relevance | path

Searched refs:SDR (Results 1 – 18 of 18) sorted by relevance

/freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/ExecutionEngine/Orc/Shared/
HDWrapperFunctionUtils.h493 auto SendSerializedResult = [SDR = std::move(SendDeserializedResult)]( in callAsync()
499 SDR(make_error<StringError>(ErrMsg, inconvertibleErrorCode()), in callAsync()
507 SDR(std::move(Err), std::move(RetVal)); in callAsync()
511 SDR(Error::success(), std::move(RetVal)); in callAsync()
570 [SDR = std::move(SendDeserializedResult)](Error SerializeErr, in callAsync()
572 SDR(std::move(SerializeErr)); in callAsync()
/freebsd-13-stable/sys/contrib/device-tree/Bindings/input/
HDe3x0-button.txt3 This module is part of the NI Ettus Research USRP E3x0 SDR.
/freebsd-13-stable/sys/contrib/device-tree/src/arm/
HDam5729-beagleboneai.dts555 /* SDR12: SDR up to 25 MHz (1.8 V signaling). */
556 /* SDR25: SDR up to 50 MHz (1.8 V signaling). */
557 /* SDR50: SDR up to 100 MHz (1.8 V signaling). */
558 /* SDR104: SDR up to 208 MHz (1.8 V signaling) */
/freebsd-13-stable/sys/contrib/device-tree/Bindings/media/i2c/
HDimx290.txt5 interfaces. The sensor output is available via CMOS logic parallel SDR output,
/freebsd-13-stable/sys/contrib/device-tree/Bindings/mtd/
HDcadence-nand-controller.txt19 associated with data read capture. The example formula for SDR mode is
/freebsd-13-stable/sys/contrib/device-tree/Bindings/mmc/
Dmarvell,xenon-sdhci.txt82 Only available when bus frequency lower than 55MHz in SDR mode.
84 always occur with PHY enabled in eMMC HS SDR, SD SDR12, SD SDR25,
HDexynos-dw-mshc.txt48 Valid values for SDR and DDR CIU clock timing for Exynos5250:
/freebsd-13-stable/sys/contrib/device-tree/Bindings/memory-controllers/
HDti-aemif.txt7 per chip select. Synchronous memories such as DDR1 SD RAM, SDR SDRAM
8 and Mobile SDR are not supported.
Datmel,ebi.txt4 asynchronous (NAND, NOR, SRAM, ....) and synchronous memories (SDR/DDR SDRAMs).
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/
HDSystemZInstrHFP.td154 def SDR : BinaryRR<"sdr", 0x2B, null_frag, FP64, FP64>;
/freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/Mips/
HDMipsISelLowering.h257 SDR enumerator
HDMipsScheduleGeneric.td693 def : InstRW<[GenericWriteStore], (instrs SDL, SDR)>;
HDMips64InstrInfo.td243 def SDR : StoreLeftRight<"sdr", MipsSDR, GPR64Opnd, II_SDR>, LW_FM<0x2d>,
HDMipsISelLowering.cpp229 case MipsISD::SDR: return "MipsISD::SDR"; in getTargetNodeName()
2810 return createStoreLR(MipsISD::SDR, DAG, SD, SDL, IsLittle ? 0 : 7); in lowerUnalignedIntStore()
HDMipsInstrInfo.td153 def MipsSDR : SDNode<"MipsISD::SDR", SDTStore,
/freebsd-13-stable/usr.sbin/services_mkdb/
HDservices1224 disclose 667/tcp #campaign contribution disclosures - SDR Technologies
1225 disclose 667/udp #campaign contribution disclosures - SDR Technologies
/freebsd-13-stable/share/misc/
HDpci_vendors5850 102b 07c1 Millennium G450 SDR Dual Head LE
9513 1671 M1671 Super P4 Northbridge [AGP4X,PCI and SDR/DDR]
9515 1681 M1681 P4 Northbridge [AGP8X,HyperTransport and SDR/DDR]
10106 0100 NV10 [GeForce 256 SDR]
16688 00b5 PCIe8 RFx SDR
20046 080f Sentry5 DDR/SDR RAM Controller
27264 8c2a SuperSavage IX/128 SDR
27266 8c2c SuperSavage IX/64 SDR
27268 8c2e SuperSavage IX/C SDR
37008 8400 DAG 8.4I Infiniband x4 SDR
/freebsd-13-stable/contrib/ncurses/misc/
HDterminfo.src14015 # Screen Dimension Report (SDR): \E[Pn1;Pn2r