Home
last modified time | relevance | path

Searched refs:BI (Results 1 – 25 of 125) sorted by relevance

12345

/netbsd/src/external/gpl3/gdb/dist/sim/cris/
Dcpuv32.c33 BI
42 crisv32f_h_v32_v32_set (SIM_CPU *current_cpu, BI newval) in crisv32f_h_v32_v32_set()
161 BI
170 crisv32f_h_cbit_set (SIM_CPU *current_cpu, BI newval) in crisv32f_h_cbit_set()
177 BI
186 crisv32f_h_cbit_move_set (SIM_CPU *current_cpu, BI newval) in crisv32f_h_cbit_move_set()
193 BI
202 crisv32f_h_cbit_move_v32_set (SIM_CPU *current_cpu, BI newval) in crisv32f_h_cbit_move_v32_set()
209 BI
218 crisv32f_h_vbit_set (SIM_CPU *current_cpu, BI newval) in crisv32f_h_vbit_set()
[all …]
Dcpuv10.c33 BI
42 crisv10f_h_v32_non_v32_set (SIM_CPU *current_cpu, BI newval) in crisv10f_h_v32_non_v32_set()
161 BI
170 crisv10f_h_cbit_set (SIM_CPU *current_cpu, BI newval) in crisv10f_h_cbit_set()
177 BI
186 crisv10f_h_cbit_move_set (SIM_CPU *current_cpu, BI newval) in crisv10f_h_cbit_move_set()
193 BI
202 crisv10f_h_cbit_move_pre_v32_set (SIM_CPU *current_cpu, BI newval) in crisv10f_h_cbit_move_pre_v32_set()
209 BI
218 crisv10f_h_vbit_set (SIM_CPU *current_cpu, BI newval) in crisv10f_h_vbit_set()
[all …]
Dsemcrisv32f-switch.c470 BI opval = LTQI (tmp_newval, 0); in CASE()
475 BI opval = ANDIF (EQQI (tmp_newval, 0), ((CPU (h_xbit)) ? (CPU (h_zbit)) : (1))); in CASE()
483 BI opval = 0; in CASE()
488 BI opval = 0; in CASE()
523 BI opval = LTHI (tmp_newval, 0); in CASE()
528 BI opval = ANDIF (EQHI (tmp_newval, 0), ((CPU (h_xbit)) ? (CPU (h_zbit)) : (1))); in CASE()
536 BI opval = 0; in CASE()
541 BI opval = 0; in CASE()
572 BI opval = LTSI (tmp_newval, 0); in CASE()
577 BI opval = ANDIF (EQSI (tmp_newval, 0), ((CPU (h_xbit)) ? (CPU (h_zbit)) : (1))); in CASE()
[all …]
Dsemcrisv10f-switch.c454 BI opval = 0; in CASE()
459 BI opval = 0; in CASE()
492 BI opval = LTQI (tmp_newval, 0); in CASE()
497 BI opval = ANDIF (EQQI (tmp_newval, 0), ((CPU (h_xbit)) ? (CPU (h_zbit)) : (1))); in CASE()
505 BI opval = 0; in CASE()
510 BI opval = 0; in CASE()
545 BI opval = LTHI (tmp_newval, 0); in CASE()
550 BI opval = ANDIF (EQHI (tmp_newval, 0), ((CPU (h_xbit)) ? (CPU (h_zbit)) : (1))); in CASE()
558 BI opval = 0; in CASE()
563 BI opval = 0; in CASE()
[all …]
Dcpuv32.h117 BI h_cbit;
121 BI h_vbit;
125 BI h_zbit;
129 BI h_nbit;
133 BI h_xbit;
137 BI h_pbit;
141 BI h_rbit;
145 BI h_gbit;
153 BI h_ubit_v32;
169 BI h_ibit_v32;
[all …]
Dcpuv10.h83 BI h_cbit;
87 BI h_vbit;
91 BI h_zbit;
95 BI h_nbit;
99 BI h_xbit;
103 BI h_ibit_pre_v32;
107 BI h_pbit;
111 BI h_ubit_pre_v32;
115 BI h_insn_prefixed_p_pre_v32;
215 BI crisv10f_h_v32_non_v32_get (SIM_CPU *);
[all …]
/netbsd/src/external/gpl3/gdb/dist/sim/common/
Dcgen-ops.h49 #define NOTBI(x) (! (BI) (x))
51 #define EQBI(x, y) ((BI) (x) == (BI) (y))
52 #define NEBI(x, y) ((BI) (x) != (BI) (y))
53 #define LTBI(x, y) ((BI) (x) < (BI) (y))
54 #define LEBI(x, y) ((BI) (x) <= (BI) (y))
55 #define GTBI(x, y) ((BI) (x) > (BI) (y))
56 #define GEBI(x, y) ((BI) (x) >= (BI) (y))
57 #define LTUBI(x, y) ((BI) (x) < (BI) (y))
58 #define LEUBI(x, y) ((BI) (x) <= (BI) (y))
59 #define GTUBI(x, y) ((BI) (x) > (BI) (y))
[all …]
Dcgen-fpu.c12 BI
21 BI
Dcgen-par.h45 BI *target;
46 BI value;
185 extern void sim_queue_bi_write (SIM_CPU *, BI *, BI);
/netbsd/src/external/gpl3/gdb/dist/sim/frv/
Dcpu.c33 BI
42 frvbf_h_reloc_ann_set (SIM_CPU *current_cpu, BI newval) in frvbf_h_reloc_ann_set()
97 BI
106 frvbf_h_psr_ice_set (SIM_CPU *current_cpu, BI newval) in frvbf_h_psr_ice_set()
113 BI
122 frvbf_h_psr_nem_set (SIM_CPU *current_cpu, BI newval) in frvbf_h_psr_nem_set()
129 BI
138 frvbf_h_psr_cm_set (SIM_CPU *current_cpu, BI newval) in frvbf_h_psr_cm_set()
145 BI
154 frvbf_h_psr_be_set (SIM_CPU *current_cpu, BI newval) in frvbf_h_psr_be_set()
[all …]
Dtraps.c303 frv_rett (SIM_CPU *current_cpu, PCADDR pc, BI debug_field) in frv_rett()
420 BI
423 SI immediate_disp, QI data_size, BI is_float in frvbf_check_non_excepting_load()
426 BI rc = 1; /* perform the load. */ in frvbf_check_non_excepting_load()
552 BI ne_flag = GET_NE_FLAG (NE_flags, base_index); in frvbf_check_non_excepting_load()
692 BI nesr_fr = GET_NESR_FR (nesr); in frvbf_check_recovering_store()
789 clear_nesr_neear (SIM_CPU *current_cpu, SI target_index, BI is_float) in clear_nesr_neear()
855 frvbf_clear_ne_flags (SIM_CPU *current_cpu, SI target_index, BI is_float) in frvbf_clear_ne_flags()
893 frvbf_commit (SIM_CPU *current_cpu, SI target_index, BI is_float) in frvbf_commit()
897 BI NE_flag; in frvbf_commit()
/netbsd/src/external/gpl3/binutils/dist/include/cgen/
Dbasic-ops.h43 #define NOTBI(x) (! (BI) (x))
45 #define EQBI(x, y) ((BI) (x) == (BI) (y))
46 #define NEBI(x, y) ((BI) (x) != (BI) (y))
47 #define LTBI(x, y) ((BI) (x) < (BI) (y))
48 #define LEBI(x, y) ((BI) (x) <= (BI) (y))
49 #define GTBI(x, y) ((BI) (x) > (BI) (y))
50 #define GEBI(x, y) ((BI) (x) >= (BI) (y))
51 #define LTUBI(x, y) ((BI) (x) < (BI) (y))
52 #define LEUBI(x, y) ((BI) (x) <= (BI) (y))
53 #define GTUBI(x, y) ((BI) (x) > (BI) (y))
[all …]
/netbsd/src/external/gpl3/gdb/dist/include/cgen/
Dbasic-ops.h43 #define NOTBI(x) (! (BI) (x))
45 #define EQBI(x, y) ((BI) (x) == (BI) (y))
46 #define NEBI(x, y) ((BI) (x) != (BI) (y))
47 #define LTBI(x, y) ((BI) (x) < (BI) (y))
48 #define LEBI(x, y) ((BI) (x) <= (BI) (y))
49 #define GTBI(x, y) ((BI) (x) > (BI) (y))
50 #define GEBI(x, y) ((BI) (x) >= (BI) (y))
51 #define LTUBI(x, y) ((BI) (x) < (BI) (y))
52 #define LEUBI(x, y) ((BI) (x) <= (BI) (y))
53 #define GTUBI(x, y) ((BI) (x) > (BI) (y))
[all …]
/netbsd/src/external/gpl3/gcc/dist/gcc/config/ia64/
Dia64.md262 [(set (match_operand:BI 0 "destination_operand" "=c,c,?c,?*r, c,*r,*r,*m,*r")
263 (match_operand:BI 1 "move_operand" " O,n, c, c,*r, n,*m,*r,*r"))]
280 [(set (match_operand:BI 0 "register_operand" "")
281 (match_operand:BI 1 "register_operand" ""))]
292 [(set (match_operand:BI 0 "register_operand" "")
293 (match_operand:BI 1 "register_operand" ""))]
299 (set (match_dup 0) (unspec:BI [(match_dup 0)] UNSPEC_PRED_REL_MUTEX))]
440 (define_mode_iterator MODE [BI QI HI SI DI SF DF XF TI])
441 (define_mode_iterator MODE_FOR_CMP [BI SI DI SF DF XF (TF "TARGET_HPUX")])
445 (BI "ld1.a %0 = %1%P1")
[all …]
/netbsd/src/external/gpl3/gcc/dist/gcc/config/stormy16/
Dstormy16.md326 (clobber (reg:BI CARRY_REG))]
343 (set (reg:BI CARRY_REG)
344 (truncate:BI (lshiftrt:SI (plus:SI (zero_extend:SI (match_dup 1))
357 (zero_extend:HI (reg:BI CARRY_REG)))
359 (set (reg:BI CARRY_REG)
360 (truncate:BI (lshiftrt:SI (plus:SI (plus:SI
362 (zero_extend:SI (reg:BI CARRY_REG)))
382 (clobber (reg:BI CARRY_REG))]
398 (set (reg:BI CARRY_REG)
399 (truncate:BI (lshiftrt:SI (minus:SI (zero_extend:SI (match_dup 1))
[all …]
/netbsd/src/external/gpl3/gdb/dist/sim/m32r/
Dcpu.c97 BI
106 m32rbf_h_cond_set (SIM_CPU *current_cpu, BI newval) in m32rbf_h_cond_set()
161 BI
170 m32rbf_h_lock_set (SIM_CPU *current_cpu, BI newval) in m32rbf_h_lock_set()
Dcpu2.c113 BI
122 m32r2f_h_cond_set (SIM_CPU *current_cpu, BI newval) in m32r2f_h_cond_set()
177 BI
186 m32r2f_h_lock_set (SIM_CPU *current_cpu, BI newval) in m32r2f_h_lock_set()
Dcpux.c113 BI
122 m32rxf_h_cond_set (SIM_CPU *current_cpu, BI newval) in m32rxf_h_cond_set()
177 BI
186 m32rxf_h_lock_set (SIM_CPU *current_cpu, BI newval) in m32rxf_h_lock_set()
Dcpux.h75 BI h_cond;
94 BI h_lock;
112 BI m32rxf_h_cond_get (SIM_CPU *);
113 void m32rxf_h_cond_set (SIM_CPU *, BI);
120 BI m32rxf_h_lock_get (SIM_CPU *);
121 void m32rxf_h_lock_set (SIM_CPU *, BI);
810 BI condbit;
814 BI condbit;
818 BI condbit;
856 BI condbit;
[all …]
Dcpu2.h75 BI h_cond;
94 BI h_lock;
112 BI m32r2f_h_cond_get (SIM_CPU *);
113 void m32r2f_h_cond_set (SIM_CPU *, BI);
120 BI m32r2f_h_lock_get (SIM_CPU *);
121 void m32r2f_h_lock_set (SIM_CPU *, BI);
810 BI condbit;
814 BI condbit;
818 BI condbit;
856 BI condbit;
[all …]
/netbsd/src/external/gpl3/binutils/dist/cpu/
Dcris.cpu542 BI
543 ((SI tmpcond) (BI condres))
789 (type register BI)
790 (get () (const BI 1))
797 (type register BI)
798 (get () (const BI 0))
903 (zext SI (reg BI h-cbit))
905 (sll (zext SI (reg BI h-vbit)) 1)
907 (sll (zext SI (reg BI h-zbit)) 2)
909 (sll (zext SI (reg BI h-nbit)) 3)
[all …]
Dsh64-compact.cpu185 (type register BI)
186 (get () (and BI (raw-reg h-gr 19) 1))
343 (sequence ((BI flag))
352 (sequence ((BI t))
512 (sequence ((BI t) (SI temp))
518 (set tbit (if BI (gtu t 0) 1 0))))
527 (set tbit (if BI (eq (srl rm 31) (srl rn 31)) 0 1))))
542 (sequence ((BI oldq) (SI tmp0) (UQI tmp1))
553 (set qbit (if BI tmp1 1 0))
554 (set qbit (if BI (eq tmp1 0) 1 0))))
[all …]
/netbsd/src/external/gpl3/gdb/dist/cpu/
Dcris.cpu542 BI
543 ((SI tmpcond) (BI condres))
789 (type register BI)
790 (get () (const BI 1))
797 (type register BI)
798 (get () (const BI 0))
903 (zext SI (reg BI h-cbit))
905 (sll (zext SI (reg BI h-vbit)) 1)
907 (sll (zext SI (reg BI h-zbit)) 2)
909 (sll (zext SI (reg BI h-nbit)) 3)
[all …]
Dsh64-compact.cpu185 (type register BI)
186 (get () (and BI (raw-reg h-gr 19) 1))
343 (sequence ((BI flag))
352 (sequence ((BI t))
512 (sequence ((BI t) (SI temp))
518 (set tbit (if BI (gtu t 0) 1 0))))
527 (set tbit (if BI (eq (srl rm 31) (srl rn 31)) 0 1))))
542 (sequence ((BI oldq) (SI tmp0) (UQI tmp1))
553 (set qbit (if BI tmp1 1 0))
554 (set qbit (if BI (eq tmp1 0) 1 0))))
[all …]
/netbsd/src/sys/dev/bi/
Dfiles.bi4 # code for devices Digital Equipment Corp. BI bus.
11 # KDB50 on BI
21 # DWBUA BI-Unibus adapter

12345