Home
last modified time | relevance | path

Searched refs:IU (Results 1 – 25 of 43) sorted by relevance

12

/netbsd/src/external/gpl3/binutils/dist/opcodes/
Dd10v-opc.c171 { "abs", SHORT_2, 1, IU, PAR|WF0, 0x5607, 0x7eff, { ADST } },
173 { "add", SHORT_2, 1, IU, PAR, 0x1201, 0x7ee3, { ADST, RSRCE } },
174 { "add", SHORT_2, 1, IU, PAR, 0x1203, 0x7eef, { ADST, ASRC } },
175 { "add2w", SHORT_2, 2, IU, PAR|WCAR, 0x1200, 0x7e23, { RDSTE, RSRCE } },
177 { "addac3", LONG_R, 1, IU, SEQ, 0x17000200, 0x3ffffe22, { RDSTE, RSRCE, ASRC0 } },
178 { "addac3", LONG_R, 1, IU, SEQ, 0x17000202, 0x3ffffe2e, { RDSTE, ASRC, ASRC0 } },
179 { "addac3s", LONG_R, 1, IU, SEQ, 0x17001200, 0x3ffffe22, { RDSTE, RSRCE, ASRC0 } },
180 { "addac3s", LONG_R, 1, IU, SEQ, 0x17001202, 0x3ffffe2e, { RDSTE, ASRC, ASRC0 } },
184 { "bclri", SHORT_2, 1, IU, PAR, 0xc01, 0x7e01, { RDST, UNUM4 } },
188 { "bnoti", SHORT_2, 1, IU, PAR, 0xa01, 0x7e01, { RDST, UNUM4 } },
[all …]
Dd30v-opc.c267 { "mac0", IALU2, 0x14, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
268 { "mac1", IALU2, 0x14, { SHORT_A1 }, IU, FLAG_MUL32, 0, 0 },
269 { "macs0", IALU2, 0x15, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
270 { "macs1", IALU2, 0x15, { SHORT_A1 }, IU, FLAG_MUL32, 0, 0 },
273 { "msub0", IALU2, 0x16, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
274 { "msub1", IALU2, 0x16, { SHORT_A1 }, IU, FLAG_MUL32, 0, 0 },
275 { "msubs0", IALU2, 0x17, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
276 { "msubs1", IALU2, 0x17, { SHORT_A1 }, IU, FLAG_MUL32, 0, 0 },
277 { "mul", IALU2, 0x10, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
278 { "mul2h", IALU2, 0, { SHORT_A }, IU, FLAG_MUL16, 0, 0 },
[all …]
DChangeLog-2008809 * bfin-dis.c (decode_dsp32mac_0): Decode (IU) option for
/netbsd/src/external/gpl3/gdb/dist/opcodes/
Dd10v-opc.c171 { "abs", SHORT_2, 1, IU, PAR|WF0, 0x5607, 0x7eff, { ADST } },
173 { "add", SHORT_2, 1, IU, PAR, 0x1201, 0x7ee3, { ADST, RSRCE } },
174 { "add", SHORT_2, 1, IU, PAR, 0x1203, 0x7eef, { ADST, ASRC } },
175 { "add2w", SHORT_2, 2, IU, PAR|WCAR, 0x1200, 0x7e23, { RDSTE, RSRCE } },
177 { "addac3", LONG_R, 1, IU, SEQ, 0x17000200, 0x3ffffe22, { RDSTE, RSRCE, ASRC0 } },
178 { "addac3", LONG_R, 1, IU, SEQ, 0x17000202, 0x3ffffe2e, { RDSTE, ASRC, ASRC0 } },
179 { "addac3s", LONG_R, 1, IU, SEQ, 0x17001200, 0x3ffffe22, { RDSTE, RSRCE, ASRC0 } },
180 { "addac3s", LONG_R, 1, IU, SEQ, 0x17001202, 0x3ffffe2e, { RDSTE, ASRC, ASRC0 } },
184 { "bclri", SHORT_2, 1, IU, PAR, 0xc01, 0x7e01, { RDST, UNUM4 } },
188 { "bnoti", SHORT_2, 1, IU, PAR, 0xa01, 0x7e01, { RDST, UNUM4 } },
[all …]
Dd30v-opc.c267 { "mac0", IALU2, 0x14, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
268 { "mac1", IALU2, 0x14, { SHORT_A1 }, IU, FLAG_MUL32, 0, 0 },
269 { "macs0", IALU2, 0x15, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
270 { "macs1", IALU2, 0x15, { SHORT_A1 }, IU, FLAG_MUL32, 0, 0 },
273 { "msub0", IALU2, 0x16, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
274 { "msub1", IALU2, 0x16, { SHORT_A1 }, IU, FLAG_MUL32, 0, 0 },
275 { "msubs0", IALU2, 0x17, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
276 { "msubs1", IALU2, 0x17, { SHORT_A1 }, IU, FLAG_MUL32, 0, 0 },
277 { "mul", IALU2, 0x10, { SHORT_A }, IU, FLAG_MUL32, 0, 0 },
278 { "mul2h", IALU2, 0, { SHORT_A }, IU, FLAG_MUL16, 0, 0 },
[all …]
/netbsd/src/external/gpl3/gdb/dist/sim/erc32/
DNEWS17 * added -iurev0 switch to simulate IU rev.0 jmpl/restore bug
27 * IU load dependencies are now modelled
86 * Added setting of IU registers through the 'reg' command. See README.
DREADME.sis115 Prints and sets the IU regiters. 'reg' without parameters prints the IU
149 The SIS emulates the behavior of the 90C601E and 90C602E sparc IU and
152 maintained and inremented according the IU and FPU instruction timing.
153 The parallel execution between the IU and FPU is modelled, as well as
230 error_mode() is called by the simulator when the IU goes into error mode,
299 After the program is terminated, the IU will be force to error mode through
305 7. IU and FPU instruction timing.
340 The parallel operation between the IU and FPU is modelled. This means
DChangeLog-20211306 * Modified srt0.s to include code that initiates registers in IU and FPU
1319 * Fixed some bugs in the cycle counting for IU & FPU instructions.
/netbsd/src/external/gpl3/gcc/dist/gcc/config/rs6000/
De300c2c3.md47 ;; IU:
50 ;; IU: This used to describe non-pipelined division.
84 ;; Compares can be executed either one of the IU or SRU
93 ;; Other one cycle IU insns
107 ;; Multiply is non-pipelined but can be executed in any IU
Dpower5.md259 ; SPR move only executes in first IU.
260 ; Integer division only executes in second IU.
D601.md25 ;; PPC601 32-bit IU, FPU, BPU
D40x.md24 ;; PPC401 / PPC403 / PPC405 32-bit integer only IU BPU
Drs64.md26 ;; RS64a 64-bit IU, LSU, FPU, BPU
Dpower4.md318 ; SPR move only executes in first IU.
319 ; Integer division only executes in second IU.
D603.md25 ;; PPC603/PPC603e 32-bit IU, LSU, FPU, BPU, SRU
Dcell.md25 ;; IU, XU, VSU, dispatcher decodes and dispatch 2 insns per cycle in program
/netbsd/src/external/gpl3/binutils/dist/gas/config/
Dtc-d10v.c655 if (opcode->unit == IU) in write_1_short()
674 && (opcode->unit != IU)) in write_1_short()
841 || (op1->unit == IU && op2->unit == IU) in parallel_ok()
988 if (opcode1->unit == IU) in write_2_short()
995 else if (opcode1->unit == IU) in write_2_short()
1007 if (opcode1->unit == IU) in write_2_short()
1009 if (opcode2->unit == IU) in write_2_short()
1029 if (opcode1->unit != IU) in write_2_short()
1046 else if (opcode1->unit == IU || opcode1->unit == EITHER) in write_2_short()
Dtc-d30v.c634 if (opcode->op->unit == IU) in write_1_short()
645 if (opcode->op->unit == IU) in write_1_short()
689 if ((op1->op->unit == IU && op2->op->unit == IU) in parallel_ok()
974 if (opcode1->op->unit == IU in write_2_short()
1003 else if (opcode1->op->unit == IU) in write_2_short()
1031 else if (opcode1->op->unit == IU) in write_2_short()
1033 if (opcode2->op->unit == IU) in write_2_short()
1060 if (opcode1->op->unit == IU) in write_2_short()
/netbsd/src/external/gpl3/gdb/dist/include/opcode/
Dd10v.h68 #define IU 1 macro
Dd30v.h137 #define IU 1 macro
/netbsd/src/external/gpl3/binutils/dist/include/opcode/
Dd10v.h68 #define IU 1 macro
Dd30v.h137 #define IU 1 macro
/netbsd/src/games/hack/
Dhh31 IU: list unpaid objects
Dhelp61 IU - print all unpaid items;
/netbsd/src/external/ibm-public/postfix/dist/proto/
Dstop.spell-proto-html124 IU

12