Home
last modified time | relevance | path

Searched refs:MII_PHYIDR1 (Results 1 – 7 of 7) sorted by relevance

/netbsd/src/sys/dev/mii/
Dmii.h102 #define MII_PHYIDR1 0x02 /* ID register 1 (ro) */ macro
Detphy.c275 PHY_READ(sc, MII_PHYIDR1, &reg); in etphy_reset()
Dmii.c161 MII_PHYIDR1, &ma.mii_id1); in mii_attach()
/netbsd/src/sys/dev/usb/
Dif_url.c571 case MII_PHYIDR1: in url_uno_mii_read_reg()
625 case MII_PHYIDR1: in url_uno_mii_write_reg()
/netbsd/src/sys/dev/ic/
Drtl8169.c329 case MII_PHYIDR1: in re_miibus_readreg()
398 case MII_PHYIDR1: in re_miibus_writereg()
Drtl81x9.c440 case MII_PHYIDR1: in rtk_phy_readreg()
/netbsd/src/sys/dev/pci/
Dif_wm.c13266 rv = sc->phy.readreg_locked(sc->sc_dev, i, MII_PHYIDR1, &id1); in wm_sgmii_sfp_preconfig()
17945 rv = wm_gmii_hv_readreg_locked(sc->sc_dev, 2, MII_PHYIDR1, in wm_phy_is_accessible_pchlan()
17965 rv = wm_gmii_hv_readreg_locked(sc->sc_dev, 2, MII_PHYIDR1, in wm_phy_is_accessible_pchlan()