Home
last modified time | relevance | path

Searched refs:Word (Results 1 – 25 of 127) sorted by relevance

123456

/netbsd/src/games/hangman/
Dgetword.c58 if (fgets(Word, BUFSIZ, inf) == NULL) in getword()
60 if (fgets(Word, BUFSIZ, inf) == NULL) in getword()
62 Word[strlen(Word) - 1] = '\0'; in getword()
63 if (strlen(Word) < Minlen) in getword()
65 for (wp = Word; *wp; wp++) in getword()
72 wp = Word; in getword()
Dgetguess.c81 for (i = 0; Word[i] != '\0'; i++) in getguess()
82 if (Word[i] == ch) { in getguess()
Dextern.c45 char Word[BUFSIZ], Known[BUFSIZ]; variable
/netbsd/src/external/gpl3/gdb/dist/opcodes/
Di386-reg.tbl66 ax, Class=Reg|Instance=Accum|Word, 0, 0, Dw2Inval, Dw2Inval
67 cx, Class=Reg|Word, 0, 1, Dw2Inval, Dw2Inval
68 dx, Class=Reg|Instance=RegD|Word, 0, 2, Dw2Inval, Dw2Inval
69 bx, Class=Reg|Word|BaseIndex, 0, 3, Dw2Inval, Dw2Inval
70 sp, Class=Reg|Word, 0, 4, Dw2Inval, Dw2Inval
71 bp, Class=Reg|Word|BaseIndex, 0, 5, Dw2Inval, Dw2Inval
72 si, Class=Reg|Word|BaseIndex, 0, 6, Dw2Inval, Dw2Inval
73 di, Class=Reg|Word|BaseIndex, 0, 7, Dw2Inval, Dw2Inval
74 r8w, Class=Reg|Word, RegRex, 0, Dw2Inval, Dw2Inval
75 r9w, Class=Reg|Word, RegRex, 1, Dw2Inval, Dw2Inval
[all …]
Di386-opc.tbl34 #define Reg16 Class=Reg|Word
44 #define InOutPortReg RegD|Word
185 …heckOperandSize|No_sSuf|No_qSuf, { Disp16|Disp32|Unspecified|Byte|Word|Dword, Acc|Byte|Word|Dword }
186 …x64, D|W|CheckOperandSize|No_sSuf, { Disp64|Unspecified|Byte|Word|Dword|Qword, Acc|Byte|Word|Dword…
187 …x64, D|W|CheckOperandSize|No_sSuf, { Disp64|Unspecified|Byte|Word|Dword|Qword, Acc|Byte|Word|Dword…
201 mov, 0x8c, 0, D|Modrm|IgnoreSize|No_bSuf|No_lSuf|No_sSuf|No_qSuf, { SReg, Word|Unspecified|BaseInde…
212 movbe, 0x0f38f0, Movbe, D|Modrm|CheckOperandSize|No_bSuf|No_sSuf, { Word|Dword|Qword|Unspecified|Ba…
267 xchg, 0x90, 0, D|C|CheckOperandSize|No_bSuf|No_sSuf, { Reg16|Reg32|Reg64, Acc|Word|Dword|Qword }
271 in, 0xe4, 0, W|No_sSuf|No_qSuf, { Imm8, Acc|Byte|Word|Dword }
272 in, 0xec, 0, W|No_sSuf|No_qSuf, { InOutPortReg, Acc|Byte|Word|Dword }
[all …]
/netbsd/src/external/gpl3/binutils/dist/opcodes/
Di386-reg.tbl66 ax, Class=Reg|Instance=Accum|Word, 0, 0, Dw2Inval, Dw2Inval
67 cx, Class=Reg|Word, 0, 1, Dw2Inval, Dw2Inval
68 dx, Class=Reg|Instance=RegD|Word, 0, 2, Dw2Inval, Dw2Inval
69 bx, Class=Reg|Word|BaseIndex, 0, 3, Dw2Inval, Dw2Inval
70 sp, Class=Reg|Word, 0, 4, Dw2Inval, Dw2Inval
71 bp, Class=Reg|Word|BaseIndex, 0, 5, Dw2Inval, Dw2Inval
72 si, Class=Reg|Word|BaseIndex, 0, 6, Dw2Inval, Dw2Inval
73 di, Class=Reg|Word|BaseIndex, 0, 7, Dw2Inval, Dw2Inval
74 r8w, Class=Reg|Word, RegRex, 0, Dw2Inval, Dw2Inval
75 r9w, Class=Reg|Word, RegRex, 1, Dw2Inval, Dw2Inval
[all …]
Di386-opc.tbl34 #define Reg16 Class=Reg|Word
44 #define InOutPortReg RegD|Word
184 …heckOperandSize|No_sSuf|No_qSuf, { Disp16|Disp32|Unspecified|Byte|Word|Dword, Acc|Byte|Word|Dword }
185 …x64, D|W|CheckOperandSize|No_sSuf, { Disp64|Unspecified|Byte|Word|Dword|Qword, Acc|Byte|Word|Dword…
186 …x64, D|W|CheckOperandSize|No_sSuf, { Disp64|Unspecified|Byte|Word|Dword|Qword, Acc|Byte|Word|Dword…
200 mov, 0x8c, 0, D|Modrm|IgnoreSize|No_bSuf|No_lSuf|No_sSuf|No_qSuf, { SReg, Word|Unspecified|BaseInde…
211 movbe, 0x0f38f0, Movbe, D|Modrm|CheckOperandSize|No_bSuf|No_sSuf, { Word|Dword|Qword|Unspecified|Ba…
263 xchg, 0x90, 0, D|C|CheckOperandSize|No_bSuf|No_sSuf, { Reg16|Reg32|Reg64, Acc|Word|Dword|Qword }
267 in, 0xe4, 0, W|No_sSuf|No_qSuf, { Imm8, Acc|Byte|Word|Dword }
268 in, 0xec, 0, W|No_sSuf|No_qSuf, { InOutPortReg, Acc|Byte|Word|Dword }
[all …]
/netbsd/src/external/gpl3/gdb/dist/sim/ppc/
Daltivec.igen380 0.31,6.VS,11.RA,16.RB,21.39,31.0:X:av:lvehx %VD, %RA, %RB:Load Vector Element Half Word Indexed
391 0.31,6.VS,11.RA,16.RB,21.71,31.0:X:av:lvewx %VD, %RA, %RB:Load Vector Element Word Indexed
505 0.31,6.VS,11.RA,16.RB,21.167,31.0:X:av:stvehx %VD, %RA, %RB:Store Vector Element Half Word Indexed
519 0.31,6.VS,11.RA,16.RB,21.199,31.0:X:av:stvewx %VD, %RA, %RB:Store Vector Element Word Indexed
575 0.4,6.VS,11.VA,16.VB,21.384:VX:av:vaddcuw %VD, %VA, %VB:Vector Add Carryout Unsigned Word
608 0.4,6.VS,11.VA,16.VB,21.832:VX:av:vaddshs %VD, %VA, %VB:Vector Add Signed Half Word Saturate
621 0.4,6.VS,11.VA,16.VB,21.896:VX:av:vaddsws %VD, %VA, %VB:Vector Add Signed Word Saturate
650 0.4,6.VS,11.VA,16.VB,21.64:VX:av:vadduhm %VD, %VA, %VB:Vector Add Unsigned Half Word Modulo
656 0.4,6.VS,11.VA,16.VB,21.576:VX:av:vadduhs %VD, %VA, %VB:Vector Add Unsigned Half Word Saturate
667 0.4,6.VS,11.VA,16.VB,21.128:VX:av:vadduwm %VD, %VA, %VB:Vector Add Unsigned Word Modulo
[all …]
De500.igen383 0.4,6.RS,11.RA,16.RB,21.512:X:e500:evaddw %RS,%RA,%RB:Vector Add Word
391 0.4,6.RS,11.IMM,16.RB,21.514:X:e500:evaddiw %RS,%RB,%IMM:Vector Add Immediate Word
399 0.4,6.RS,11.RA,16.RB,21.516:X:e500:evsubfw %RS,%RA,%RB:Vector Subtract from Word
407 0.4,6.RS,11.IMM,16.RB,21.518:X:e500:evsubifw %RS,%RB,%IMM:Vector Subtract Immediate from Word
449 0.4,6.RS,11.RA,16.0,21.523:X:e500:evextsb %RS,%RA:Vector Extend Signed Half Word
518 0.4,6.RS,11.RA,16.RB,21.552:X:e500:evrlw %RS,%RA,%RB:Vector Rotate Left Word
528 0.4,6.RS,11.RA,16.UIMM,21.554:X:e500:evrlwi %RS,%RA,%UIMM:Vector Rotate Left Word Immediate
536 0.4,6.RS,11.RA,16.RB,21.548:X:e500:evslw %RS,%RA,%RB:Vector Shift Left Word
545 0.4,6.RS,11.RA,16.UIMM,21.550:X:e500:evslwi %RS,%RA,%UIMM:Vector Shift Left Word Immediate
552 0.4,6.RS,11.RA,16.RB,21.545:X:e500:evsrws %RS,%RA,%RB:Vector Shift Right Word Signed
[all …]
Ddc-stupid37 # Store Word
39 # Load Word and Zero
Ddc-complex37 # Store Word
39 # Load Word and Zero
Dpowerpc.igen1881 0.32,6.RT,11.RA,16.D:D:::Load Word and Zero
1894 0.31,6.RT,11.RA,16.RB,21.23,31./:X:::Load Word and Zero Indexed
1907 0.33,6.RT,11.RA,16.D:D:::Load Word and Zero with Update
1921 0.31,6.RT,11.RA,16.RB,21.55,31./:X:::Load Word and Zero with Update Indexed
1935 0.58,6.RT,11.RA,16.DS,30.2:DS:64::Load Word Algebraic
1943 0.31,6.RT,11.RA,16.RB,21.341,31./:X:64::Load Word Algebraic Indexed
1951 0.31,6.RT,11.RA,16.RB,21.373,31./:X:64::Load Word Algebraic with Update Indexed
2054 0.44,6.RS,11.RA,16.D:D:::Store Half Word
2067 0.31,6.RS,11.RA,16.RB,21.407,31./:X:::Store Half Word Indexed
2080 0.45,6.RS,11.RA,16.D:D:::Store Half Word with Update
[all …]
/netbsd/src/external/gpl3/gdb/dist/gdb/testsuite/gdb.ada/small_reg_param/
Dpck.ads18 type Word is range 0 .. 16#FFFF#; type
19 for Word'size use 16;
21 procedure Call_Me (W : Word);
Dpck.adb17 Last_Word : Word := 0;
18 procedure Call_Me (W : Word) is
/netbsd/src/external/bsd/openldap/dist/servers/slapd/
Dphonetic.c218 phonetic( char *Word ) in phonetic() argument
232 for (n = ntrans + 4, n_end = ntrans + 35; !iswordbreak( *Word ) && in phonetic()
233 n < n_end; Word++) { in phonetic()
234 if (isalpha((unsigned char)*Word)) in phonetic()
235 *n++ = TOUPPER((unsigned char)*Word); in phonetic()
/netbsd/src/external/bsd/file/dist/magic/magdir/
Drtf22 # 1 mostly, 2 for newer Pocket Word documents, space for test like fdo78502.rtf, { for some urtf
82 # Note: called by TrID "Pocket Word document"
83 # by PlanMaker "Pocket Word-Handheld PC" for pwd
84 # by PlanMaker "Pocket Word-Pocket PC" for psw
85 0 string {\\pwd Pocket Word document or template
Dwordprocessors6 ####### PWP file format used on Smith Corona Personal Word Processors:
105 # "WPG (Word Perfect Graphics)" by ImageMagick `identify -verbose BUTTRFLY.WPG`
398 >>9 byte 10 Corel Writing Tools User Word List
445 # Hancom HWP (Hangul Word Processor)
446 # Hangul Word Processor 3.0 through 97 used HWP 3.0 format.
448 0 string HWP\ Document\ File Hancom HWP (Hangul Word Processor) file, version 3.0
535 # ichitaro456: file(1) magic for Just System Word Processor Ichitaro
542 >43 byte 0x14 Just System Word Processor Ichitaro v4
547 >43 byte 0x15 Just System Word Processor Ichitaro v5
551 >43 byte 0x16 Just System Word Processor Ichitaro v6
/netbsd/src/external/bsd/tcpdump/dist/tests/
Dsmb_data_print-oobr.out13 Word Count = 10 (0xa)
44 Word Count = 15 (0xf)
74 Word Count = 10 (0xa)
107 Word Count = 15 (0xf)
Dsmb_data_print-segv.out13 Word Count = 10 (0xa)
44 Word Count = 15 (0xf)
74 Word Count = 11 (0xb)
/netbsd/src/common/dist/zlib/contrib/delphi/
DZLib.pas51 FBuffer: array [Word] of Char;
93 function Seek(Offset: Longint; Origin: Word): Longint; override; in Seek() argument
122 function Seek(Offset: Longint; Origin: Word): Longint; override; in Seek() argument
464 function TCompressionStream.Seek(Offset: Longint; Origin: Word): Longint; in TCompressionStream.Seek() argument
527 function TDecompressionStream.Seek(Offset: Longint; Origin: Word): Longint; in Seek() argument
/netbsd/src/external/bsd/tre/dist/tests/agrep/
Drecords.ok166 Force PATTERN A Similarly, Word-constituent Note
174 Force PATTERN A Similarly, Word-constituent Note
190 records.in:Forcerecords.in: PATTERNrecords.in: Arecords.in: Similarly,records.in: Word-constitue…
198 …ATTERN(standard input): A(standard input): Similarly,(standard input): Word-constituent(standar…
214 1:Force2: PATTERN8: A31: Similarly,51: Word-constituent65: Note81:
222 1:Force2: PATTERN8: A31: Similarly,51: Word-constituent65: Note81:
230 0:Force0: PATTERN0: A0: Similarly,0: Word-constituent0: Note0:
238 0:Force0: PATTERN0: A0: Similarly,0: Word-constituent0: Note0:
246 Force PATTERN A Similarly, Word-constituent Note Set NUM. Note Thus, Set PATTERN. The The PATTERN…
250 Force PATTERN A Similarly, Word-constituent Note Set NUM. Note Thus, Set PATTERN. The The PATTERN…
[all …]
/netbsd/src/external/bsd/file/dist/tests/
Dissue311docx.result1 Microsoft Word 2007+
DHWP2016.hwpx.zip.result1 Hancom HWP (Hangul Word Processor) file, HWPX
DHWP97.hwp.result1 Hancom HWP (Hangul Word Processor) file, version 3.0
DHWP2016.hwp.result1 Hancom HWP (Hangul Word Processor) file, version 5.0

123456