Home
last modified time | relevance | path

Searched refs:input_port (Results 1 – 24 of 24) sorted by relevance

/netbsd/src/external/gpl3/gdb/dist/sim/bfin/
Ddv-bfin_dmac.c97 { "ppi@0", 0, 0, input_port, },
98 { "rsi", 1, 0, input_port, },
99 { "sport@0_rx", 2, 0, input_port, },
100 { "sport@0_tx", 3, 0, input_port, },
101 { "sport@1_tx", 4, 0, input_port, },
102 { "sport@1_rx", 5, 0, input_port, },
103 { "spi@0", 6, 0, input_port, },
104 { "spi@1", 7, 0, input_port, },
105 { "uart2@0_rx", 8, 0, input_port, },
106 { "uart2@0_tx", 9, 0, input_port, },
[all …]
Ddv-bfin_pint.c181 { "piq0@"#n, ENC(n, 0), 0, input_port, }, \
182 { "piq1@"#n, ENC(n, 1), 0, input_port, }, \
183 { "piq2@"#n, ENC(n, 2), 0, input_port, }, \
184 { "piq3@"#n, ENC(n, 3), 0, input_port, }, \
185 { "piq4@"#n, ENC(n, 4), 0, input_port, }, \
186 { "piq5@"#n, ENC(n, 5), 0, input_port, }, \
187 { "piq6@"#n, ENC(n, 6), 0, input_port, }, \
188 { "piq7@"#n, ENC(n, 7), 0, input_port, }, \
189 { "piq8@"#n, ENC(n, 8), 0, input_port, }, \
190 { "piq9@"#n, ENC(n, 9), 0, input_port, }, \
[all …]
Ddv-bfin_sic.c601 { "int0@"#n, ENC(n, 0), 0, input_port, }, \
602 { "int1@"#n, ENC(n, 1), 0, input_port, }, \
603 { "int2@"#n, ENC(n, 2), 0, input_port, }, \
604 { "int3@"#n, ENC(n, 3), 0, input_port, }, \
605 { "int4@"#n, ENC(n, 4), 0, input_port, }, \
606 { "int5@"#n, ENC(n, 5), 0, input_port, }, \
607 { "int6@"#n, ENC(n, 6), 0, input_port, }, \
608 { "int7@"#n, ENC(n, 7), 0, input_port, }, \
609 { "int8@"#n, ENC(n, 8), 0, input_port, }, \
610 { "int9@"#n, ENC(n, 9), 0, input_port, }, \
[all …]
Ddv-bfin_cec.c145 { "emu", IVG_EMU, 0, input_port, },
146 { "rst", IVG_RST, 0, input_port, },
147 { "nmi", IVG_NMI, 0, input_port, },
148 { "evx", IVG_EVX, 0, input_port, },
149 { "ivhw", IVG_IVHW, 0, input_port, },
150 { "ivtmr", IVG_IVTMR, 0, input_port, },
151 { "ivg7", IVG7, 0, input_port, },
152 { "ivg8", IVG8, 0, input_port, },
153 { "ivg9", IVG9, 0, input_port, },
154 { "ivg10", IVG10, 0, input_port, },
[all …]
/netbsd/src/external/gpl3/gdb/dist/sim/lm32/
Ddv-lm32cpu.c76 {"int0", INT0_PORT, 0, input_port,},
77 {"int1", INT1_PORT, 0, input_port,},
78 {"int2", INT2_PORT, 0, input_port,},
79 {"int3", INT3_PORT, 0, input_port,},
80 {"int4", INT4_PORT, 0, input_port,},
81 {"int5", INT5_PORT, 0, input_port,},
82 {"int6", INT6_PORT, 0, input_port,},
83 {"int7", INT7_PORT, 0, input_port,},
84 {"int8", INT8_PORT, 0, input_port,},
85 {"int9", INT9_PORT, 0, input_port,},
[all …]
/netbsd/src/external/gpl3/gdb/dist/sim/mn10300/
Ddv-mn103int.c224 { "ack", ACK_PORT, 0, input_port, },
228 { "nmirq", G0_PORT + 0, 0, input_port, },
229 { "watchdog", G0_PORT + 1, 0, input_port, },
230 { "syserr", G0_PORT + 2, 0, input_port, },
232 { "timer-0-underflow", G2_PORT, 0, input_port, },
233 { "timer-1-underflow", G3_PORT, 0, input_port, },
234 { "timer-2-underflow", G4_PORT, 0, input_port, },
235 { "timer-3-underflow", G5_PORT, 0, input_port, },
236 { "timer-4-underflow", G6_PORT, 0, input_port, },
237 { "timer-5-underflow", G7_PORT, 0, input_port, },
[all …]
Ddv-mn103cpu.c145 { "reset", RESET_PORT, 0, input_port, },
146 { "nmi", NMI_PORT, 0, input_port, },
147 { "level", LEVEL_PORT, 0, input_port, },
/netbsd/src/external/gpl3/gdb/dist/sim/mips/
Ddv-tx3904irc.c144 { "int1", INT1_PORT, 0, input_port, },
145 { "int2", INT2_PORT, 0, input_port, },
146 { "int3", INT3_PORT, 0, input_port, },
147 { "int4", INT4_PORT, 0, input_port, },
148 { "int5", INT5_PORT, 0, input_port, },
149 { "int6", INT6_PORT, 0, input_port, },
150 { "int7", INT7_PORT, 0, input_port, },
152 { "dmac3", DMAC3_PORT, 0, input_port, },
153 { "dmac2", DMAC2_PORT, 0, input_port, },
154 { "dmac1", DMAC1_PORT, 0, input_port, },
[all …]
Ddv-tx3904cpu.c103 { "reset", RESET_PORT, 0, input_port, },
104 { "nmi", NMI_PORT, 0, input_port, },
105 { "level", LEVEL_PORT, 0, input_port, },
Ddv-tx3904tmr.c140 { "reset", RESET_PORT, 0, input_port, },
Ddv-tx3904sio.c132 { "reset", RESET_PORT, 0, input_port, },
/netbsd/src/external/gpl3/gdb/dist/sim/m68hc11/
Ddv-m68hc11.c179 { "reset", RESET_PORT, 0, input_port, },
180 { "nmi", NMI_PORT, 0, input_port, },
181 { "irq", IRQ_PORT, 0, input_port, },
183 { "set-port-a", SET_PORT_A, 0, input_port, },
184 { "set-port-c", SET_PORT_C, 0, input_port, },
185 { "set-port-d", SET_PORT_D, 0, input_port, },
187 { "cpu-write-port", CPU_WRITE_PORT, 0, input_port, },
Ddv-m68hc11tim.c77 { "reset", RESET_PORT, 0, input_port, },
78 { "capture", CAPTURE, 0, input_port, },
Ddv-m68hc11spi.c76 { "reset", RESET_PORT, 0, input_port, },
Ddv-m68hc11eepr.c79 { "reset", RESET_PORT, 0, input_port, },
Ddv-m68hc11sio.c75 { "reset", RESET_PORT, 0, input_port, },
/netbsd/src/external/gpl3/gdb/dist/sim/ppc/
Dbasics.h66 input_port, enumerator
Dtree.c827 input_port); in tree_parse()
1117 device_interrupt_encode(dest, dest_port, dst, sizeof(dst), input_port); in print_interrupts()
Dhw_opic.c1787 { "irq", 0, max_nr_interrupt_sources, input_port, },
/netbsd/src/external/gpl3/gdb/dist/sim/common/
Dsim-basics.h106 input_port, enumerator
Dhw-tree.c846 input_port); in hw_tree_vparse()
1206 hw_port_encode (dest, dest_port, dst, sizeof (dst), input_port); in print_interrupts()
/netbsd/src/sys/external/bsd/drm2/dist/include/drm/
Ddrm_dp_mst_helper.h269 bool input_port; member
348 bool input_port; member
/netbsd/src/external/gpl3/gdb/dist/sim/cris/
Ddv-cris.c85 { "int", INT_PORT, 0, input_port },
/netbsd/src/sys/external/bsd/drm2/dist/drm/
Ddrm_dp_mst_topology.c768 repmsg->u.link_addr.ports[i].input_port = 1; in drm_dp_sideband_parse_link_address()
778 if (repmsg->u.link_addr.ports[i].input_port == 0) in drm_dp_sideband_parse_link_address()
783 if (repmsg->u.link_addr.ports[i].input_port == 0) { in drm_dp_sideband_parse_link_address()
997 msg->u.conn_stat.input_port = (raw->msg[idx] >> 3) & 0x1; in drm_dp_sideband_parse_connection_status_notify()
2262 } else if (!port->input && port_msg->input_port && port->connector) { in drm_dp_mst_handle_link_address_port()
2274 } else if (port->input && !port_msg->input_port) { in drm_dp_mst_handle_link_address_port()
2293 port->input = port_msg->input_port; in drm_dp_mst_handle_link_address_port()
2384 if (!port->input && conn_stat->input_port) { in drm_dp_mst_handle_conn_stat()
2398 } else if (port->input && !conn_stat->input_port) { in drm_dp_mst_handle_conn_stat()
2407 port->input = conn_stat->input_port; in drm_dp_mst_handle_conn_stat()
[all …]