Home
last modified time | relevance | path

Searched refs:reglist (Results 1 – 25 of 41) sorted by relevance

12

/netbsd/src/sys/arch/m68k/fpe/
Dfpu_emulate.c338 int reglist; in fpu_emul_fmovmcr() local
345 reglist = (insn->is_word1 & 0x1c00) >> 10; in fpu_emul_fmovmcr()
367 if (reglist == 0) in fpu_emul_fmovmcr()
368 reglist = 1; in fpu_emul_fmovmcr()
370 if (reglist == 7) { in fpu_emul_fmovmcr()
372 } else if (reglist == 3 || reglist == 5 || reglist == 6) { in fpu_emul_fmovmcr()
392 if (reglist != 1) { in fpu_emul_fmovmcr()
401 if ((reglist & 4)) { in fpu_emul_fmovmcr()
404 if ((reglist & 2)) { in fpu_emul_fmovmcr()
407 if ((reglist & 1)) { in fpu_emul_fmovmcr()
[all …]
/netbsd/src/external/gpl3/gdb/dist/gdb/
Dnios2-tdep.c604 unsigned long mach, unsigned int *reglist, in nios2_match_stwm() argument
613 *reglist = 1 << 31; in nios2_match_stwm()
615 *reglist |= (1 << 28); in nios2_match_stwm()
619 *reglist |= nios2_r2_reg_range_mappings[val]; in nios2_match_stwm()
632 *reglist = ((rawmask << 14) & 0x00ffc000); in nios2_match_stwm()
634 *reglist |= (1 << 28); in nios2_match_stwm()
636 *reglist |= (1 << 31); in nios2_match_stwm()
639 *reglist = rawmask << 2; in nios2_match_stwm()
654 unsigned long mach, unsigned int *reglist, in nios2_match_ldwm() argument
663 *reglist = 1 << 31; in nios2_match_ldwm()
[all …]
Dmips-tdep.c3009 int reglist; in micromips_scan_prologue() local
3078 reglist = sreg = b5s5_reg (insn >> 16); in micromips_scan_prologue()
3097 && ((reglist >= 1 && reglist <= 9) in micromips_scan_prologue()
3098 || (reglist >= 16 && reglist <= 25))) in micromips_scan_prologue()
3100 int sreglist = std::min(reglist & 0xf, 8); in micromips_scan_prologue()
3105 if ((reglist & 0xf) > 8) in micromips_scan_prologue()
3107 if ((reglist & 0x10) == 0x10) in micromips_scan_prologue()
3214 reglist = b4s2_regl (insn); in micromips_scan_prologue()
3215 for (i = 0; i <= reglist; i++) in micromips_scan_prologue()
/netbsd/src/external/gpl3/gdb/dist/opcodes/
Dnios2-dis.c850 unsigned long reglist = 0; in nios2_print_insn_arg() local
861 reglist = ((i << 14) & 0x00ffc000); in nios2_print_insn_arg()
863 reglist |= (1 << 28); in nios2_print_insn_arg()
865 reglist |= (1u << 31); in nios2_print_insn_arg()
868 reglist = i << 2; in nios2_print_insn_arg()
874 reglist |= (1u << 31); in nios2_print_insn_arg()
876 reglist |= (1 << 28); in nios2_print_insn_arg()
880 reglist |= nios2_r2_reg_range_mappings[val]; in nios2_print_insn_arg()
894 if (reglist & (1u << k)) in nios2_print_insn_arg()
Daarch64-dis.c471 info->reglist.first_regno = extract_field (self->fields[0], code, 0); in aarch64_ext_reglist()
473 info->reglist.num_regs = extract_field (FLD_len, code, 0) + 1; in aarch64_ext_reglist()
474 info->reglist.stride = 1; in aarch64_ext_reglist()
509 info->reglist.first_regno = extract_field (FLD_Rt, code, 0); in aarch64_ext_ldst_reglist()
517 info->reglist.num_regs = data[value].num_regs; in aarch64_ext_ldst_reglist()
518 info->reglist.stride = 1; in aarch64_ext_ldst_reglist()
534 info->reglist.first_regno = extract_field (FLD_Rt, code, 0); in aarch64_ext_ldst_reglist_r()
540 info->reglist.num_regs = get_opcode_dependent_value (inst->opcode); in aarch64_ext_ldst_reglist_r()
541 assert (info->reglist.num_regs >= 1 && info->reglist.num_regs <= 4); in aarch64_ext_ldst_reglist_r()
544 if (info->reglist.num_regs == 1 && value == (aarch64_insn) 1) in aarch64_ext_ldst_reglist_r()
[all …]
Daarch64-asm.c213 insert_field (self->fields[0], code, info->reglist.first_regno, 0); in aarch64_ins_reglist()
215 insert_field (FLD_len, code, info->reglist.num_regs - 1, 0); in aarch64_ins_reglist()
232 insert_field (FLD_Rt, code, info->reglist.first_regno, 0); in aarch64_ins_ldst_reglist()
237 switch (info->reglist.num_regs) in aarch64_ins_ldst_reglist()
247 value = info->reglist.num_regs == 4 ? 0x3 : 0x8; in aarch64_ins_ldst_reglist()
277 insert_field (FLD_Rt, code, info->reglist.first_regno, 0); in aarch64_ins_ldst_reglist_r()
280 if (is_ld1r && info->reglist.num_regs == 2) in aarch64_ins_ldst_reglist_r()
301 assert (info->reglist.has_index); in aarch64_ins_ldst_elemlist()
304 insert_field (FLD_Rt, code, info->reglist.first_regno, 0); in aarch64_ins_ldst_elemlist()
310 QSsize = info->reglist.index; in aarch64_ins_ldst_elemlist()
[all …]
Daarch64-opc.c1583 if (opnd->reglist.num_regs != num_regs) in check_reglist()
1588 if (opnd->reglist.stride != stride) in check_reglist()
1903 if ((opnd->reglist.first_regno % num) != 0) in operand_general_constraint_met_p()
1918 num = 16 | (opnd->reglist.stride - 1); in operand_general_constraint_met_p()
1919 if ((opnd->reglist.first_regno & ~num) != 0) in operand_general_constraint_met_p()
2243 num_bytes = (is_ld1r ? 1 : prev->reglist.num_regs) in operand_general_constraint_met_p()
2246 num_bytes = prev->reglist.num_regs in operand_general_constraint_met_p()
2546 if (!value_in_range_p (opnd->reglist.index, 0, num)) in operand_general_constraint_met_p()
2575 if (opnd->reglist.stride != 1) in operand_general_constraint_met_p()
3354 ? ((inst->operands[0].reglist.first_regno in aarch64_match_operands_constraint()
[all …]
/netbsd/src/external/gpl3/binutils/dist/opcodes/
Dnios2-dis.c850 unsigned long reglist = 0; in nios2_print_insn_arg() local
861 reglist = ((i << 14) & 0x00ffc000); in nios2_print_insn_arg()
863 reglist |= (1 << 28); in nios2_print_insn_arg()
865 reglist |= (1u << 31); in nios2_print_insn_arg()
868 reglist = i << 2; in nios2_print_insn_arg()
874 reglist |= (1u << 31); in nios2_print_insn_arg()
876 reglist |= (1 << 28); in nios2_print_insn_arg()
880 reglist |= nios2_r2_reg_range_mappings[val]; in nios2_print_insn_arg()
894 if (reglist & (1u << k)) in nios2_print_insn_arg()
Daarch64-dis.c456 info->reglist.first_regno = extract_field (self->fields[0], code, 0); in aarch64_ext_reglist()
458 info->reglist.num_regs = extract_field (FLD_len, code, 0) + 1; in aarch64_ext_reglist()
459 info->reglist.stride = 1; in aarch64_ext_reglist()
494 info->reglist.first_regno = extract_field (FLD_Rt, code, 0); in aarch64_ext_ldst_reglist()
502 info->reglist.num_regs = data[value].num_regs; in aarch64_ext_ldst_reglist()
503 info->reglist.stride = 1; in aarch64_ext_ldst_reglist()
519 info->reglist.first_regno = extract_field (FLD_Rt, code, 0); in aarch64_ext_ldst_reglist_r()
525 info->reglist.num_regs = get_opcode_dependent_value (inst->opcode); in aarch64_ext_ldst_reglist_r()
526 assert (info->reglist.num_regs >= 1 && info->reglist.num_regs <= 4); in aarch64_ext_ldst_reglist_r()
529 if (info->reglist.num_regs == 1 && value == (aarch64_insn) 1) in aarch64_ext_ldst_reglist_r()
[all …]
Daarch64-asm.c213 insert_field (self->fields[0], code, info->reglist.first_regno, 0); in aarch64_ins_reglist()
215 insert_field (FLD_len, code, info->reglist.num_regs - 1, 0); in aarch64_ins_reglist()
232 insert_field (FLD_Rt, code, info->reglist.first_regno, 0); in aarch64_ins_ldst_reglist()
237 switch (info->reglist.num_regs) in aarch64_ins_ldst_reglist()
247 value = info->reglist.num_regs == 4 ? 0x3 : 0x8; in aarch64_ins_ldst_reglist()
277 insert_field (FLD_Rt, code, info->reglist.first_regno, 0); in aarch64_ins_ldst_reglist_r()
280 if (is_ld1r && info->reglist.num_regs == 2) in aarch64_ins_ldst_reglist_r()
301 assert (info->reglist.has_index); in aarch64_ins_ldst_elemlist()
304 insert_field (FLD_Rt, code, info->reglist.first_regno, 0); in aarch64_ins_ldst_elemlist()
310 QSsize = info->reglist.index; in aarch64_ins_ldst_elemlist()
[all …]
Daarch64-opc.c1583 if (opnd->reglist.num_regs != num_regs) in check_reglist()
1588 if (opnd->reglist.stride != stride) in check_reglist()
1903 if ((opnd->reglist.first_regno % num) != 0) in operand_general_constraint_met_p()
1918 num = 16 | (opnd->reglist.stride - 1); in operand_general_constraint_met_p()
1919 if ((opnd->reglist.first_regno & ~num) != 0) in operand_general_constraint_met_p()
2243 num_bytes = (is_ld1r ? 1 : prev->reglist.num_regs) in operand_general_constraint_met_p()
2246 num_bytes = prev->reglist.num_regs in operand_general_constraint_met_p()
2546 if (!value_in_range_p (opnd->reglist.index, 0, num)) in operand_general_constraint_met_p()
2575 if (opnd->reglist.stride != 1) in operand_general_constraint_met_p()
3343 ? ((inst->operands[0].reglist.first_regno in aarch64_match_operands_constraint()
[all …]
/netbsd/src/sys/arch/hp300/stand/common/
Dite_sti.c118 u_int addr, eaddr, reglist, tmp; in sti_iteinit_common() local
159 reglist = parseword1(va, 0x60); in sti_iteinit_common()
161 tmp = parseword1(va, (reglist & ~3) + i * 0x10); in sti_iteinit_common()
/netbsd/src/external/gpl2/xcvs/dist/diff/
Ddiff.c729 add_regexp (reglist, pattern) in add_regexp() argument
730 struct regexp_list **reglist; in add_regexp()
744 r->next = *reglist;
745 *reglist = r;
/netbsd/src/external/gpl3/binutils/dist/gas/config/
Dm68k-parse.y111 %type <mask> reglist ireglist reglistpair
192 | reglist
607 reglist:
Dtc-nios2.c2690 unsigned long reglist = nios2_parse_reglist (buf, op); in nios2_assemble_arg_R() local
2693 if (reglist == 0) in nios2_assemble_arg_R()
2700 if (reglist & 0x00003ffc) in nios2_assemble_arg_R()
2701 mask = reglist >> 2; in nios2_assemble_arg_R()
2705 mask = (reglist & 0x00ffc000) >> 14; in nios2_assemble_arg_R()
2706 if (reglist & (1 << 28)) in nios2_assemble_arg_R()
2708 if (reglist & (1u << 31)) in nios2_assemble_arg_R()
2716 if (reglist & (1 << 28)) in nios2_assemble_arg_R()
2718 mask = reglist & 0x00ff0000; in nios2_assemble_arg_R()
Dtc-aarch64.c6781 info->reglist.first_regno = reg->number; in parse_operands()
6782 info->reglist.num_regs = 1; in parse_operands()
6783 info->reglist.stride = 1; in parse_operands()
6791 if (! reg_list_valid_p (val, &info->reglist, reg_type)) in parse_operands()
6808 info->reglist.has_index = 1; in parse_operands()
6809 info->reglist.index = vectype.index; in parse_operands()
Dtc-mips.c5571 unsigned int reglist, sregs, ra, regno1, regno2; in match_lwm_swm_list_operand() local
5574 reglist = 0; in match_lwm_swm_list_operand()
5581 reglist |= 1 << FP; in match_lwm_swm_list_operand()
5584 reglist |= ((1U << regno2 << 1) - 1) & -(1U << regno1); in match_lwm_swm_list_operand()
5600 if ((reglist & 0xfff1ffff) != 0x80010000) in match_lwm_swm_list_operand()
5603 sregs = (reglist >> 17) & 7; in match_lwm_swm_list_operand()
5619 if ((reglist & 0x3f00ffff) != 0) in match_lwm_swm_list_operand()
5624 ra = (reglist >> 27) & 0x10; in match_lwm_swm_list_operand()
5625 sregs = ((reglist >> 22) & 0x100) | ((reglist >> 16) & 0xff); in match_lwm_swm_list_operand()
/netbsd/src/sys/dev/pci/
Dmachfb.c1016 struct reglist { in mach64_print_reg() struct
1020 static const struct reglist reglist_tab[] = { in mach64_print_reg()
1031 static const struct reglist plllist_tab[] = { in mach64_print_reg()
1050 const struct reglist *r; in mach64_print_reg()
/netbsd/src/external/gpl3/binutils/dist/gas/doc/
Dc-arm.texi1150 @item .save @var{reglist}
1151 Generate unwinder annotations to restore the registers in @var{reglist}.
1152 The format of @var{reglist} is the same as the corresponding store-multiple
1264 @item .vsave @var{vfp-reglist}
1265 Generate unwinder annotations to restore the VFP registers in @var{vfp-reglist}
1268 The format of @var{vfp-reglist} is the same as the corresponding store-multiple
/netbsd/src/external/gpl3/binutils/dist/include/opcode/
Daarch64.h1523 struct aarch64_reglist reglist; member
/netbsd/src/external/gpl3/gdb/dist/include/opcode/
Daarch64.h1536 struct aarch64_reglist reglist; member
/netbsd/src/sys/netipsec/
Dkey.c288 LIST_HEAD(_reglist, secreg) reglist[SADB_SATYPE_MAX + 1];
7265 if (mhp->msg->sadb_msg_satype >= __arraycount(key_misc.reglist)) in key_api_register()
7277 LIST_FOREACH(reg, &key_misc.reglist[mhp->msg->sadb_msg_satype], chain) { in key_api_register()
7290 LIST_INSERT_HEAD(&key_misc.reglist[mhp->msg->sadb_msg_satype], newreg, chain); in key_api_register()
7410 LIST_FOREACH(reg, &key_misc.reglist[i], chain) { in key_freereg()
8309 LIST_INIT(&key_misc.reglist[i]); in key_do_init()
/netbsd/src/external/gpl3/binutils/dist/cpu/
Dfr30.cpu111 ((reglist INT)) ; inputs
118 ((reglist INT)) ; inputs
/netbsd/src/external/gpl3/gdb/dist/cpu/
Dfr30.cpu111 ((reglist INT)) ; inputs
118 ((reglist INT)) ; inputs
/netbsd/src/external/gpl3/binutils/dist/gas/po/
Did.po2768 msgid "Thumb load/store multiple does not support {reglist}^"
2769 msgstr "Thumb load/store multiple tidak mendukung {reglist}^"
2842 msgid "push/pop do not support {reglist}^"
2843 msgstr "push/pop tidak mendukung {reglist}^"
4996 msgid "malformed reglist in push/pop"
4997 msgstr "malformed reglist in push/pop"
8517 msgid "Wrong register in floating-point reglist"
8518 msgstr "Register salah dalam floating-point reglist"
8521 msgid "incorrect register in reglist"
8525 msgid "wrong register in floating-point reglist"

12