Home
last modified time | relevance | path

Searched refs:rt5 (Results 1 – 4 of 4) sorted by relevance

/netbsd/src/external/gpl3/binutils/dist/gas/doc/
Dc-nds32.texi177 @item li rt5,imm32
178 load 32-bit integer into register rt5. @samp{sethi rt5,hi20(imm32)} and then
179 @samp{ori rt5,reg,lo12(imm32)}.
181 @item la rt5,var
182 Load 32-bit address of var into register rt5. @samp{sethi rt5,hi20(var)} and
183 then @samp{ori reg,rt5,lo12(var)}
185 @item l.[bhw] rt5,var
186 Load value of var into register rt5. @samp{sethi $ta,hi20(var)} and then
187 @samp{l[bhw]i rt5,[$ta+lo12(var)]}
189 @item l.[bh]s rt5,var
[all …]
Das.info18188 ‘li rt5,imm32’
18189 load 32-bit integer into register rt5. ‘sethi rt5,hi20(imm32)’ and
18190 then ‘ori rt5,reg,lo12(imm32)’.
18192 ‘la rt5,var’
18193 Load 32-bit address of var into register rt5. ‘sethi
18194 rt5,hi20(var)’ and then ‘ori reg,rt5,lo12(var)’
18196 ‘l.[bhw] rt5,var’
18197 Load value of var into register rt5. ‘sethi $ta,hi20(var)’ and
18198 then ‘l[bhw]i rt5,[$ta+lo12(var)]’
18200 ‘l.[bh]s rt5,var’
[all …]
/netbsd/src/external/gpl3/binutils/dist/include/opcode/
Dnds32.h63 #define N32_TYPE4(op6, rt5, ra5, rb5, rd5, sub5) \ argument
64 (__MF (N32_OP6_##op6, 25, 6) | __MF (rt5, 20, 5) \
67 #define N32_TYPE3(op6, rt5, ra5, rb5, sub10) \ argument
68 (N32_TYPE4 (op6, rt5, ra5, rb5, 0, 0) \
70 #define N32_TYPE2(op6, rt5, ra5, imm15) \ argument
71 (N32_TYPE3 (op6, rt5, ra5, 0, 0) | __MF (imm15, 0, 15))
72 #define N32_TYPE1(op6, rt5, imm20) \ argument
73 (N32_TYPE2 (op6, rt5, 0, 0) | __MF (imm20, 0, 20))
97 #define N16_TYPE55(op5, rt5, ra5) \ argument
98 (0x8000 | __MF (N16_T55_##op5, 10, 5) | __MF (rt5, 5, 5) \
/netbsd/src/external/gpl3/gdb/dist/include/opcode/
Dnds32.h63 #define N32_TYPE4(op6, rt5, ra5, rb5, rd5, sub5) \ argument
64 (__MF (N32_OP6_##op6, 25, 6) | __MF (rt5, 20, 5) \
67 #define N32_TYPE3(op6, rt5, ra5, rb5, sub10) \ argument
68 (N32_TYPE4 (op6, rt5, ra5, rb5, 0, 0) \
70 #define N32_TYPE2(op6, rt5, ra5, imm15) \ argument
71 (N32_TYPE3 (op6, rt5, ra5, 0, 0) | __MF (imm15, 0, 15))
72 #define N32_TYPE1(op6, rt5, imm20) \ argument
73 (N32_TYPE2 (op6, rt5, 0, 0) | __MF (imm20, 0, 20))
97 #define N16_TYPE55(op5, rt5, ra5) \ argument
98 (0x8000 | __MF (N16_T55_##op5, 10, 5) | __MF (rt5, 5, 5) \