Home
last modified time | relevance | path

Searched refs:CSRegs (Results 1 – 16 of 16) sorted by relevance

/openbsd/src/gnu/llvm/llvm/lib/CodeGen/
DTargetFrameLoweringImpl.cpp101 const MCPhysReg *CSRegs = MF.getRegInfo().getCalleeSavedRegs(); in determineCalleeSaves() local
104 if (!CSRegs || CSRegs[0] == 0) in determineCalleeSaves()
127 for (unsigned i = 0; CSRegs[i]; ++i) { in determineCalleeSaves()
128 unsigned Reg = CSRegs[i]; in determineCalleeSaves()
DRegUsageInfoCollector.cpp206 const MCPhysReg *CSRegs = TRI.getCalleeSavedRegs(&MF); in computeCalleeSavedRegs() local
207 for (unsigned i = 0; CSRegs[i]; ++i) { in computeCalleeSavedRegs()
208 MCPhysReg Reg = CSRegs[i]; in computeCalleeSavedRegs()
DPrologEpilogInserter.cpp457 const MCPhysReg *CSRegs = F.getRegInfo().getCalleeSavedRegs(); in assignCalleeSavedSpillSlots() local
460 for (unsigned i = 0; CSRegs[i]; ++i) in assignCalleeSavedSpillSlots()
461 CSMask.set(CSRegs[i]); in assignCalleeSavedSpillSlots()
464 for (unsigned i = 0; CSRegs[i]; ++i) { in assignCalleeSavedSpillSlots()
465 unsigned Reg = CSRegs[i]; in assignCalleeSavedSpillSlots()
1351 for (const MCPhysReg *CSRegs = TRI.getCalleeSavedRegs(&MF); in insertZeroCallUsedRegs() local
1352 MCPhysReg CSReg = *CSRegs; ++CSRegs) in insertZeroCallUsedRegs()
/openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/
DGCNNSAReassign.cpp81 const MCPhysReg *CSRegs; member in __anonca4d72650111::GCNNSAReassign
133 for (unsigned I = 0; CSRegs[I]; ++I) in canAssign()
134 if (TRI->isSubRegisterEq(Reg, CSRegs[I]) && in canAssign()
135 !LRM->isPhysRegUsed(CSRegs[I])) in canAssign()
252 CSRegs = MRI->getCalleeSavedRegs(); in runOnMachineFunction()
DSILowerSGPRSpills.cpp219 const MCPhysReg *CSRegs = MRI.getCalleeSavedRegs(); in spillCalleeSavedRegs() local
221 for (unsigned I = 0; CSRegs[I]; ++I) { in spillCalleeSavedRegs()
222 MCRegister Reg = CSRegs[I]; in spillCalleeSavedRegs()
DSIMachineFunctionInfo.cpp293 const MCPhysReg *CSRegs = MF.getRegInfo().getCalleeSavedRegs(); in splitWWMSpillRegisters() local
295 if (isCalleeSavedReg(CSRegs, Reg.first)) in splitWWMSpillRegisters()
302 bool SIMachineFunctionInfo::isCalleeSavedReg(const MCPhysReg *CSRegs, in isCalleeSavedReg() argument
304 for (unsigned I = 0; CSRegs[I]; ++I) { in isCalleeSavedReg()
305 if (CSRegs[I] == Reg) in isCalleeSavedReg()
DSIFrameLowering.cpp50 const MCPhysReg *CSRegs = MRI.getCalleeSavedRegs(); in findScratchNonCalleeSaveRegister() local
51 for (unsigned i = 0; CSRegs[i]; ++i) in findScratchNonCalleeSaveRegister()
52 LiveRegs.addReg(CSRegs[i]); in findScratchNonCalleeSaveRegister()
1460 const MCPhysReg *CSRegs = MF.getRegInfo().getCalleeSavedRegs(); in determinePrologEpilogSGPRSaves() local
1461 for (unsigned I = 0; CSRegs[I]; ++I) in determinePrologEpilogSGPRSaves()
1462 LiveRegs.addReg(CSRegs[I]); in determinePrologEpilogSGPRSaves()
DSIMachineFunctionInfo.h536 bool isCalleeSavedReg(const MCPhysReg *CSRegs, MCPhysReg Reg) const;
/openbsd/src/gnu/llvm/llvm/lib/Target/ARM/
DARMBaseRegisterInfo.h120 const MCPhysReg *CSRegs) { in isCalleeSavedRegister() argument
121 for (unsigned i = 0; CSRegs[i]; ++i) in isCalleeSavedRegister()
122 if (Reg == CSRegs[i]) in isCalleeSavedRegister()
DThumb1FrameLowering.cpp693 const MCPhysReg *CSRegs = TRI.getCalleeSavedRegs(&MF); in emitPopSpecialFixUp() local
694 for (unsigned i = 0; CSRegs[i]; ++i) in emitPopSpecialFixUp()
695 UsedRegs.addReg(CSRegs[i]); in emitPopSpecialFixUp()
DARMFrameLowering.cpp2339 const MCPhysReg *CSRegs = RegInfo->getCalleeSavedRegs(&MF); in determineCalleeSaves() local
2340 for (unsigned i = 0; CSRegs[i]; ++i) { in determineCalleeSaves()
2341 unsigned Reg = CSRegs[i]; in determineCalleeSaves()
DARMBaseInstrInfo.cpp2588 const MCPhysReg *CSRegs = TRI->getCalleeSavedRegs(&MF); in tryFoldSPUpdateIntoPushPop() local
2610 if (isCalleeSavedRegister(CurReg, CSRegs) || in tryFoldSPUpdateIntoPushPop()
/openbsd/src/gnu/llvm/llvm/lib/Target/RISCV/
DRISCVFrameLowering.cpp895 static const MCPhysReg CSRegs[] = { RISCV::X1, /* ra */ in determineCalleeSaves() local
902 for (unsigned i = 0; CSRegs[i]; ++i) in determineCalleeSaves()
903 SavedRegs.set(CSRegs[i]); in determineCalleeSaves()
/openbsd/src/gnu/llvm/llvm/lib/Target/PowerPC/
DPPCFrameLowering.cpp487 const MCPhysReg *CSRegs = RegInfo->getCalleeSavedRegs(MBB->getParent()); in findScratchRegister() local
497 for (int i = 0; CSRegs[i]; ++i) in findScratchRegister()
498 BV.reset(CSRegs[i]); in findScratchRegister()
2332 const MCPhysReg *CSRegs = RegInfo->getCalleeSavedRegs(&MF); in assignCalleeSavedSpillSlots() local
2333 for (unsigned i = 0; CSRegs[i]; ++i) in assignCalleeSavedSpillSlots()
2334 BVCalleeSaved.set(CSRegs[i]); in assignCalleeSavedSpillSlots()
/openbsd/src/gnu/llvm/llvm/lib/Target/SystemZ/
DSystemZFrameLowering.cpp280 const MCPhysReg *CSRegs = TRI->getCalleeSavedRegs(&MF); in determineCalleeSaves() local
281 for (unsigned I = 0; CSRegs[I]; ++I) { in determineCalleeSaves()
282 unsigned Reg = CSRegs[I]; in determineCalleeSaves()
/openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/
DAArch64FrameLowering.cpp836 const MCPhysReg *CSRegs = MF->getRegInfo().getCalleeSavedRegs(); in findScratchNonCalleeSaveRegister() local
837 for (unsigned i = 0; CSRegs[i]; ++i) in findScratchNonCalleeSaveRegister()
838 LiveRegs.addReg(CSRegs[i]); in findScratchNonCalleeSaveRegister()
2985 const MCPhysReg *CSRegs = MF.getRegInfo().getCalleeSavedRegs(); in determineCalleeSaves() local
2997 for (unsigned i = 0; CSRegs[i]; ++i) { in determineCalleeSaves()
2998 const unsigned Reg = CSRegs[i]; in determineCalleeSaves()
3009 PairedReg = CSRegs[i ^ 1]; in determineCalleeSaves()