| /openbsd/src/gnu/llvm/llvm/include/llvm/IR/ |
| D | ConstrainedOps.def | 88 DAG_FUNCTION(minimum, 2, 0, experimental_constrained_minimum, FMINIMUM)
|
| /openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 955 FMINIMUM, enumerator
|
| D | BasicTTIImpl.h | 1804 ISD = ISD::FMINIMUM; in getTypeBasedIntrinsicInstrCost()
|
| D | TargetLowering.h | 2691 case ISD::FMINIMUM: in isCommutativeBinOp()
|
| /openbsd/src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 194 case ISD::FMINIMUM: return "fminimum"; in getOperationName()
|
| D | LegalizeVectorOps.cpp | 365 case ISD::FMINIMUM: in LegalizeOp()
|
| D | LegalizeFloatTypes.cpp | 2281 case ISD::FMINIMUM: in PromoteFloatResult()
2647 case ISD::FMINIMUM: in SoftPromoteHalfResult()
|
| D | SelectionDAGBuilder.cpp | 3369 case SPNB_RETURNS_NAN: Opc = ISD::FMINIMUM; break; in visitSelect()
3374 else if (TLI.isOperationLegalOrCustom(ISD::FMINIMUM, VT)) in visitSelect()
3375 Opc = ISD::FMINIMUM; in visitSelect()
3378 ISD::FMINNUM : ISD::FMINIMUM; in visitSelect()
6399 setValue(&I, DAG.getNode(ISD::FMINIMUM, sdl, in visitIntrinsicCall()
|
| D | LegalizeVectorTypes.cpp | 127 case ISD::FMINIMUM: in ScalarizeVectorResult()
1091 case ISD::FMINIMUM: in SplitVectorResult()
3951 case ISD::FMINIMUM: in WidenVectorResult()
|
| D | SelectionDAG.cpp | 4889 case ISD::FMINIMUM: in isKnownNeverNaN()
6024 case ISD::FMINIMUM: in foldConstantFPMath()
|
| D | DAGCombiner.cpp | 1790 case ISD::FMINIMUM: in visit()
16581 bool PropagatesNaN = Opc == ISD::FMINIMUM || Opc == ISD::FMAXIMUM; in visitFMinMax()
16582 bool IsMin = Opc == ISD::FMINNUM || Opc == ISD::FMINIMUM; in visitFMinMax()
|
| D | TargetLowering.cpp | 7991 Node->getOpcode() == ISD::FMINNUM ? ISD::FMINIMUM : ISD::FMAXIMUM; in expandFMINNUM_FMAXNUM()
|
| /openbsd/src/gnu/llvm/llvm/include/llvm/Target/ |
| D | GenericOpcodes.td | 794 // FMINIMUM/FMAXIMUM - NaN-propagating minimum/maximum that also treat -0.0
796 // semantics, FMINIMUM/FMAXIMUM follow IEEE 754-2018 draft semantics.
|
| D | TargetSelectionDAG.td | 489 def fminimum : SDNode<"ISD::FMINIMUM" , SDTFPBinOp,
|
| /openbsd/src/gnu/llvm/llvm/docs/GlobalISel/ |
| D | GenericOpcode.rst | 530 FMINNUM_IEEE follow IEEE 754-2008 semantics, FMINIMUM follows IEEE 754-2018
|
| /openbsd/src/gnu/llvm/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 803 ISD::FMINIMUM, ISD::FMAXIMUM, in initActions()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 562 setOperationAction(ISD::FMINIMUM, MVT::f64, Legal); in SystemZTargetLowering()
567 setOperationAction(ISD::FMINIMUM, MVT::v2f64, Legal); in SystemZTargetLowering()
572 setOperationAction(ISD::FMINIMUM, MVT::f32, Legal); in SystemZTargetLowering()
577 setOperationAction(ISD::FMINIMUM, MVT::v4f32, Legal); in SystemZTargetLowering()
582 setOperationAction(ISD::FMINIMUM, MVT::f128, Legal); in SystemZTargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 670 ISD::FMINIMUM, ISD::FMAXIMUM, ISD::STRICT_FADD, in AArch64TargetLowering()
736 ISD::FMINIMUM, ISD::FMAXIMUM, ISD::LROUND, in AArch64TargetLowering()
1028 ISD::FMINIMUM, ISD::FMAXIMUM, ISD::STRICT_FADD, in AArch64TargetLowering()
1376 setOperationAction(ISD::FMINIMUM, VT, Custom); in AArch64TargetLowering()
1623 {ISD::FMINIMUM, ISD::FMAXIMUM, ISD::FMINNUM, ISD::FMAXNUM, in addTypeForNEON()
1754 setOperationAction(ISD::FMINIMUM, VT, Custom); in addTypeForStreamingSVE()
1872 setOperationAction(ISD::FMINIMUM, VT, Custom); in addTypeForFixedLengthSVE()
6045 case ISD::FMINIMUM: in LowerOperation()
18069 return DAG.getNode(ISD::FMINIMUM, SDLoc(N), N->getValueType(0), in performIntrinsicCombine()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 132 setOperationAction(ISD::FMINIMUM, T, Legal); in WebAssemblyTargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 1542 setOperationAction(ISD::FMINIMUM, MVT::f32, Legal); in ARMTargetLowering()
1544 setOperationAction(ISD::FMINIMUM, MVT::f16, Legal); in ARMTargetLowering()
1547 setOperationAction(ISD::FMINIMUM, MVT::v2f32, Legal); in ARMTargetLowering()
1549 setOperationAction(ISD::FMINIMUM, MVT::v4f32, Legal); in ARMTargetLowering()
1558 setOperationAction(ISD::FMINIMUM, MVT::v4f16, Legal); in ARMTargetLowering()
1560 setOperationAction(ISD::FMINIMUM, MVT::v8f16, Legal); in ARMTargetLowering()
4199 ? ISD::FMINIMUM : ISD::FMAXIMUM; in LowerINTRINSIC_WO_CHAIN()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 158 setOperationAction(ISD::FMINIMUM, MVT::f16, Promote); in MipsSETargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 634 for (const auto &Op : {ISD::FMINIMUM, ISD::FMAXIMUM}) { in NVPTXTargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 569 setOperationAction(ISD::FMINIMUM, VT, Action); in X86TargetLowering()
44850 case ISD::FMINIMUM: in scalarizeExtEltFP()
|