Searched refs:MOI (Results 1 – 10 of 10) sorted by relevance
| /openbsd/src/gnu/llvm/llvm/lib/CodeGen/ |
| D | StackMaps.cpp | 205 StackMaps::parseOperand(MachineInstr::const_mop_iterator MOI, in parseOperand() argument 209 if (MOI->isImm()) { in parseOperand() 210 switch (MOI->getImm()) { in parseOperand() 219 Register Reg = (++MOI)->getReg(); in parseOperand() 220 int64_t Imm = (++MOI)->getImm(); in parseOperand() 226 int64_t Size = (++MOI)->getImm(); in parseOperand() 228 Register Reg = (++MOI)->getReg(); in parseOperand() 229 int64_t Imm = (++MOI)->getImm(); in parseOperand() 235 ++MOI; in parseOperand() 236 assert(MOI->isImm() && "Expected constant operand."); in parseOperand() [all …]
|
| D | MachineVerifier.cpp | 3015 for (ConstMIBundleOperands MOI(*MI); MOI.isValid(); ++MOI) { in verifyLiveRangeValue() local 3016 if (!MOI->isReg() || !MOI->isDef()) in verifyLiveRangeValue() 3019 if (MOI->getReg() != Reg) in verifyLiveRangeValue() 3022 if (!MOI->getReg().isPhysical() || !TRI->hasRegUnit(MOI->getReg(), Reg)) in verifyLiveRangeValue() 3026 (TRI->getSubRegIndexLaneMask(MOI->getSubReg()) & LaneMask).none()) in verifyLiveRangeValue() 3029 if (MOI->isEarlyClobber()) in verifyLiveRangeValue() 3158 for (ConstMIBundleOperands MOI(*MI); MOI.isValid(); ++MOI) { in verifyLiveRangeSegment() local 3159 if (!MOI->isReg() || MOI->getReg() != Reg) in verifyLiveRangeSegment() 3161 unsigned Sub = MOI->getSubReg(); in verifyLiveRangeSegment() 3164 if (MOI->isDef()) { in verifyLiveRangeSegment() [all …]
|
| D | LiveInterval.cpp | 890 for (ConstMIBundleOperands MOI(*MI); MOI.isValid(); ++MOI) { in stripValuesNotDefiningMask() local 891 if (!MOI->isReg() || !MOI->isDef()) in stripValuesNotDefiningMask() 893 if (MOI->getReg() != Reg) in stripValuesNotDefiningMask() 895 LaneBitmask OrigMask = TRI.getSubRegIndexLaneMask(MOI->getSubReg()); in stripValuesNotDefiningMask()
|
| D | MachineTraceMetrics.cpp | 898 for (MachineInstr::const_mop_iterator MOI = MI.operands_begin(), in updatePhysDepsUpwards() local 900 MOI != MOE; ++MOI) { in updatePhysDepsUpwards() 901 const MachineOperand &MO = *MOI; in updatePhysDepsUpwards() 908 ReadOps.push_back(MI.getOperandNo(MOI)); in updatePhysDepsUpwards() 922 DepHeight += SchedModel.computeOperandLatency(&MI, MI.getOperandNo(MOI), in updatePhysDepsUpwards()
|
| D | MachinePipeliner.cpp | 868 for (MachineInstr::mop_iterator MOI = MI->operands_begin(), in updatePhiDependences() local 870 MOI != MOE; ++MOI) { in updatePhiDependences() 871 if (!MOI->isReg()) in updatePhiDependences() 873 Register Reg = MOI->getReg(); in updatePhiDependences() 874 if (MOI->isDef()) { in updatePhiDependences() 896 } else if (MOI->isUse()) { in updatePhiDependences() 906 ST.adjustSchedDependency(SU, 0, &I, MI->getOperandNo(MOI), Dep); in updatePhiDependences()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| D | SIMemoryLegalizer.cpp | 584 bool expandLoad(const SIMemOpInfo &MOI, 588 bool expandStore(const SIMemOpInfo &MOI, 592 bool expandAtomicFence(const SIMemOpInfo &MOI, 596 bool expandAtomicCmpxchgOrRmw(const SIMemOpInfo &MOI, 2126 bool SIMemoryLegalizer::expandLoad(const SIMemOpInfo &MOI, in expandLoad() argument 2132 if (MOI.isAtomic()) { in expandLoad() 2133 if (MOI.getOrdering() == AtomicOrdering::Monotonic || in expandLoad() 2134 MOI.getOrdering() == AtomicOrdering::Acquire || in expandLoad() 2135 MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent) { in expandLoad() 2136 Changed |= CC->enableLoadCacheBypass(MI, MOI.getScope(), in expandLoad() [all …]
|
| D | R600EmitClauseMarkers.cpp | 186 MOI = Def->operands_begin(), in canClauseLocalKillFitInClause() local 187 MOE = Def->operands_end(); MOI != MOE; ++MOI) { in canClauseLocalKillFitInClause() 188 if (!MOI->isReg() || !MOI->isDef() || in canClauseLocalKillFitInClause() 189 TRI.isPhysRegLiveAcrossClauses(MOI->getReg())) in canClauseLocalKillFitInClause() 213 if (UseI->readsRegister(MOI->getReg(), &TRI)) in canClauseLocalKillFitInClause() 217 if (UseI != Def && UseI->killsRegister(MOI->getReg(), &TRI)) in canClauseLocalKillFitInClause()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AVR/MCTargetDesc/ |
| D | AVRInstPrinter.cpp | 103 const MCOperandInfo &MOI = this->MII.get(MI->getOpcode()).operands()[OpNo]; in printOperand() local 104 if (MOI.RegClass == AVR::ZREGRegClassID) { in printOperand() 124 bool isPtrReg = (MOI.RegClass == AVR::PTRREGSRegClassID) || in printOperand() 125 (MOI.RegClass == AVR::PTRDISPREGSRegClassID) || in printOperand() 126 (MOI.RegClass == AVR::ZREGRegClassID); in printOperand()
|
| /openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| D | StackMaps.h | 370 parseOperand(MachineInstr::const_mop_iterator MOI, 377 MachineInstr::const_mop_iterator MOI, 398 MachineInstr::const_mop_iterator MOI,
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| D | HexagonEarlyIfConv.cpp | 724 MachineInstr::mop_iterator MOI = MI->operands_begin(); in predicateInstr() local 726 MIB.add(*MOI); in predicateInstr() 727 ++MOI; in predicateInstr() 730 for (const MachineOperand &MO : make_range(MOI, MI->operands_end())) in predicateInstr()
|