Home
last modified time | relevance | path

Searched refs:PACKETJ_TYPE0 (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Djpeg_v1_0.c45 …[(*ptr)++] = PACKETJ(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JRBC_EXTERNAL_REG_BASE), 0, 0, PACKETJ_TYPE0); in jpeg_v1_0_decode_ring_patch_wreg()
49 ring->ring[(*ptr)++] = PACKETJ((reg_offset >> 2), 0, 0, PACKETJ_TYPE0); in jpeg_v1_0_decode_ring_patch_wreg()
52 ring->ring[(*ptr)++] = PACKETJ(0, 0, 0, PACKETJ_TYPE0); in jpeg_v1_0_decode_ring_patch_wreg()
99 …ring[ptr++] = PACKETJ(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JRBC_RB_COND_RD_TIMER), 0, 0, PACKETJ_TYPE0); in jpeg_v1_0_decode_ring_set_patch_ring()
101 …ring->ring[ptr++] = PACKETJ(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JRBC_RB_REF_DATA), 0, 0, PACKETJ_TYPE0… in jpeg_v1_0_decode_ring_set_patch_ring()
103 …ing[ptr++] = PACKETJ(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JRBC_EXTERNAL_REG_BASE), 0, 0, PACKETJ_TYPE0); in jpeg_v1_0_decode_ring_set_patch_ring()
187 PACKETJ(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JRBC_EXTERNAL_REG_BASE), 0, 0, PACKETJ_TYPE0)); in jpeg_v1_0_decode_ring_insert_start()
190 amdgpu_ring_write(ring, PACKETJ(0, 0, 0, PACKETJ_TYPE0)); in jpeg_v1_0_decode_ring_insert_start()
206 PACKETJ(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JRBC_EXTERNAL_REG_BASE), 0, 0, PACKETJ_TYPE0)); in jpeg_v1_0_decode_ring_insert_end()
209 amdgpu_ring_write(ring, PACKETJ(0, 0, 0, PACKETJ_TYPE0)); in jpeg_v1_0_decode_ring_insert_end()
[all …]
Djpeg_v2_0.c442 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_insert_start()
446 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_insert_start()
460 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_insert_end()
464 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_insert_end()
484 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_emit_fence()
488 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_emit_fence()
492 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_emit_fence()
496 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_emit_fence()
500 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_emit_fence()
508 0, 0, PACKETJ_TYPE0)); in jpeg_v2_0_dec_ring_emit_fence()
[all …]
Djpeg_v4_0_3.c675 0, 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_insert_start()
680 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_insert_start()
696 0, 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_insert_end()
701 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_insert_end()
722 0, 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_emit_fence()
726 0, 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_emit_fence()
730 0, 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_emit_fence()
734 0, 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_emit_fence()
738 0, 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_emit_fence()
749 0, 0, PACKETJ_TYPE0)); in jpeg_v4_0_3_dec_ring_emit_fence()
[all …]
Djpeg_v2_5.c461 0, 0, PACKETJ_TYPE0)); in jpeg_v2_6_dec_ring_insert_start()
465 0, 0, PACKETJ_TYPE0)); in jpeg_v2_6_dec_ring_insert_start()
479 0, 0, PACKETJ_TYPE0)); in jpeg_v2_6_dec_ring_insert_end()
483 0, 0, PACKETJ_TYPE0)); in jpeg_v2_6_dec_ring_insert_end()
Dsoc15d.h65 #define PACKETJ_TYPE0 0 macro
Damdgpu_jpeg.c199 ib->ptr[0] = PACKETJ(adev->jpeg.internal.jpeg_pitch[ring->pipe], 0, 0, PACKETJ_TYPE0); in amdgpu_jpeg_dec_set_reg()