Home
last modified time | relevance | path

Searched refs:S64 (Results 1 – 16 of 16) sorted by relevance

/openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/
DAMDGPULegalizerInfo.cpp438 const LLT S64 = LLT::scalar(64); in AMDGPULegalizerInfo() local
499 S32, S64 in AMDGPULegalizerInfo()
503 S32, S64, S16 in AMDGPULegalizerInfo()
507 S32, S64, S16, V2S16 in AMDGPULegalizerInfo()
518 .legalFor({S32, S64, V2S16, S16, V4S16, S1, S128, S256}) in AMDGPULegalizerInfo()
629 .customFor({S32, S64}) in AMDGPULegalizerInfo()
630 .clampScalar(0, S32, S64) in AMDGPULegalizerInfo()
651 .legalFor({S32, S1, S64, V2S32, S16, V2S16, V4S16}) in AMDGPULegalizerInfo()
652 .clampScalar(0, S32, S64) in AMDGPULegalizerInfo()
671 .legalFor({S1, S32, S64, S16, GlobalPtr, in AMDGPULegalizerInfo()
[all …]
DAMDGPURegisterBankInfo.cpp1482 const LLT S64 = LLT::scalar(64); in applyMappingBFE() local
1484 auto ShiftOffset = Signed ? B.buildAShr(S64, SrcReg, OffsetReg) in applyMappingBFE()
1485 : B.buildLShr(S64, SrcReg, OffsetReg); in applyMappingBFE()
1521 auto SignBit = B.buildShl(S64, ShiftOffset, ExtShift); in applyMappingBFE()
1523 B.buildAShr(S64, SignBit, ExtShift); in applyMappingBFE()
1525 B.buildLShr(S64, SignBit, ExtShift); in applyMappingBFE()
/openbsd/src/sys/crypto/
Dsha2.c125 #define S64(b,x) (((x) >> (b)) | ((x) << (64 - (b)))) macro
138 #define Sigma0_512(x) (S64(28, (x)) ^ S64(34, (x)) ^ S64(39, (x)))
139 #define Sigma1_512(x) (S64(14, (x)) ^ S64(18, (x)) ^ S64(41, (x)))
140 #define sigma0_512(x) (S64( 1, (x)) ^ S64( 8, (x)) ^ R( 7, (x)))
141 #define sigma1_512(x) (S64(19, (x)) ^ S64(61, (x)) ^ R( 6, (x)))
/openbsd/src/sys/lib/libsa/
Dsha2.c159 #define S64(b,x) (((x) >> (b)) | ((x) << (64 - (b)))) macro
172 #define Sigma0_512(x) (S64(28, (x)) ^ S64(34, (x)) ^ S64(39, (x)))
173 #define Sigma1_512(x) (S64(14, (x)) ^ S64(18, (x)) ^ S64(41, (x)))
174 #define sigma0_512(x) (S64( 1, (x)) ^ S64( 8, (x)) ^ R( 7, (x)))
175 #define sigma1_512(x) (S64(19, (x)) ^ S64(61, (x)) ^ R( 6, (x)))
/openbsd/src/gnu/llvm/llvm/lib/Target/Mips/MCTargetDesc/
DMipsABIFlagsSection.cpp27 case FpABIKind::S64: in getFpABIValue()
43 case FpABIKind::S64: in getFpABIString()
DMipsABIFlagsSection.h23 enum class FpABIKind { ANY, XX, S32, S64, SOFT }; enumerator
181 FpABI = FpABIKind::S64; in setFpAbiFromPredicates()
186 FpABI = FpABIKind::S64; in setFpAbiFromPredicates()
/openbsd/src/lib/libc/hash/
Dsha2.c158 #define S64(b,x) (((x) >> (b)) | ((x) << (64 - (b)))) macro
171 #define Sigma0_512(x) (S64(28, (x)) ^ S64(34, (x)) ^ S64(39, (x)))
172 #define Sigma1_512(x) (S64(14, (x)) ^ S64(18, (x)) ^ S64(41, (x)))
173 #define sigma0_512(x) (S64( 1, (x)) ^ S64( 8, (x)) ^ R( 7, (x)))
174 #define sigma1_512(x) (S64(19, (x)) ^ S64(61, (x)) ^ R( 6, (x)))
/openbsd/src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/
DLegalizerHelper.cpp6026 const LLT S64 = LLT::scalar(64); in lowerU64ToF32BitOps() local
6030 assert(MRI.getType(Src) == S64 && MRI.getType(Dst) == S32); in lowerU64ToF32BitOps()
6043 auto Zero64 = MIRBuilder.buildConstant(S64, 0); in lowerU64ToF32BitOps()
6053 auto Mask0 = MIRBuilder.buildConstant(S64, (-1ULL) >> 1); in lowerU64ToF32BitOps()
6054 auto ShlLZ = MIRBuilder.buildShl(S64, Src, LZ); in lowerU64ToF32BitOps()
6056 auto U = MIRBuilder.buildAnd(S64, ShlLZ, Mask0); in lowerU64ToF32BitOps()
6058 auto Mask1 = MIRBuilder.buildConstant(S64, 0xffffffffffULL); in lowerU64ToF32BitOps()
6059 auto T = MIRBuilder.buildAnd(S64, U, Mask1); in lowerU64ToF32BitOps()
6061 auto UShl = MIRBuilder.buildLShr(S64, U, MIRBuilder.buildConstant(S64, 40)); in lowerU64ToF32BitOps()
6065 auto C = MIRBuilder.buildConstant(S64, 0x8000000000ULL); in lowerU64ToF32BitOps()
[all …]
/openbsd/src/gnu/llvm/llvm/lib/Target/Hexagon/
DHexagonRegisterInfo.td353 def S64: Rs<64, "s64">, DwarfRegNum<[208]>;
406 def S65_64 : Rss<64, "s65:64", [S64, S65]>, DwarfRegNum<[208]>;
610 S58, S59, S60, S61, S62, S63, S64, S65, S66, S67,
/openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/GISel/
DAArch64InstructionSelector.cpp5649 const LLT S64 = LLT::scalar(64); in selectIntrinsicWithSideEffects() local
5690 else if (Ty == LLT::fixed_vector(2, S64) || Ty == LLT::fixed_vector(2, P0)) in selectIntrinsicWithSideEffects()
5692 else if (Ty == S64 || Ty == P0) in selectIntrinsicWithSideEffects()
5714 else if (Ty == LLT::fixed_vector(2, S64) || Ty == LLT::fixed_vector(2, P0)) in selectIntrinsicWithSideEffects()
5716 else if (Ty == S64 || Ty == P0) in selectIntrinsicWithSideEffects()
5741 else if (Ty == LLT::fixed_vector(2, S64) || Ty == LLT::fixed_vector(2, P0)) in selectIntrinsicWithSideEffects()
5743 else if (Ty == S64 || Ty == P0) in selectIntrinsicWithSideEffects()
/openbsd/src/gnu/usr.bin/binutils/gdb/
Drs6000-tdep.c2301 #define S64(name) { STR(name), 0, 8, 0, 0, ppc_spr_ ## name } macro
2338 /* 104 */ S(sdr1), S64(asr), S(dar), S4(dsisr), \
DChangeLog3708 (S, S4, SN4, S64): New macros for defining special-purpose
/openbsd/src/gnu/llvm/llvm/lib/Target/Hexagon/Disassembler/
DHexagonDisassembler.cpp799 Hexagon::S63, Hexagon::S64, Hexagon::S65,
/openbsd/src/gnu/llvm/llvm/lib/Target/Mips/
DMipsInstrFPU.td105 // S64 - single precision in 32 64bit fp registers (In64BitMode)
/openbsd/src/gnu/llvm/llvm/lib/Target/X86/
DX86SchedAlderlakeP.td1814 def : InstRW<[ADLPWriteResGroup191], (instregex "^PUSH(F|G)S64$")>;
/openbsd/src/gnu/llvm/llvm/lib/Target/Mips/AsmParser/
DMipsAsmParser.cpp8606 FpABI = MipsABIFlagsSection::FpABIKind::S64; in parseFpABIValue()