Home
last modified time | relevance | path

Searched refs:VReg (Results 1 – 25 of 126) sorted by relevance

123456

/openbsd/src/gnu/llvm/llvm/lib/Target/WebAssembly/
DWebAssemblyRegNumbering.cpp92 Register VReg = Register::index2VirtReg(VRegIdx); in runOnMachineFunction() local
94 if (MRI.use_empty(VReg)) in runOnMachineFunction()
97 if (MFI.isVRegStackified(VReg)) { in runOnMachineFunction()
98 LLVM_DEBUG(dbgs() << "VReg " << VReg << " -> WAReg " in runOnMachineFunction()
100 MFI.setWAReg(VReg, INT32_MIN | NumStackRegs++); in runOnMachineFunction()
103 if (MFI.getWAReg(VReg) == WebAssemblyFunctionInfo::UnusedReg) { in runOnMachineFunction()
104 LLVM_DEBUG(dbgs() << "VReg " << VReg << " -> WAReg " << CurReg << "\n"); in runOnMachineFunction()
105 MFI.setWAReg(VReg, CurReg++); in runOnMachineFunction()
DWebAssemblyReplacePhysRegs.cpp84 unsigned VReg = WebAssembly::NoRegister; in runOnMachineFunction() local
88 if (VReg == WebAssembly::NoRegister) { in runOnMachineFunction()
89 VReg = MRI.createVirtualRegister(RC); in runOnMachineFunction()
93 FI->setFrameBaseVreg(VReg); in runOnMachineFunction()
95 dbgs() << "replacing preg " << PReg << " with " << VReg << " (" in runOnMachineFunction()
96 << Register::virtReg2Index(VReg) << ")\n"; in runOnMachineFunction()
100 MO.setReg(VReg); in runOnMachineFunction()
DWebAssemblyMachineFunctionInfo.h123 void stackifyVReg(MachineRegisterInfo &MRI, unsigned VReg) { in stackifyVReg() argument
124 assert(MRI.getUniqueVRegDef(VReg)); in stackifyVReg()
125 auto I = Register::virtReg2Index(VReg); in stackifyVReg()
130 void unstackifyVReg(unsigned VReg) { in unstackifyVReg() argument
131 auto I = Register::virtReg2Index(VReg); in unstackifyVReg()
135 bool isVRegStackified(unsigned VReg) const { in isVRegStackified() argument
136 auto I = Register::virtReg2Index(VReg); in isVRegStackified()
143 void setWAReg(unsigned VReg, unsigned WAReg) { in setWAReg() argument
145 auto I = Register::virtReg2Index(VReg); in setWAReg()
149 unsigned getWAReg(unsigned VReg) const { in getWAReg() argument
[all …]
DWebAssemblyRegColoring.cpp67 unsigned VReg) { in computeWeight() argument
69 for (MachineOperand &MO : MRI->reg_nodbg_operands(VReg)) in computeWeight()
101 Register VReg = Register::index2VirtReg(I); in runOnMachineFunction() local
102 if (MFI.isVRegStackified(VReg)) in runOnMachineFunction()
105 if (MRI->use_empty(VReg)) in runOnMachineFunction()
108 LiveInterval *LI = &Liveness->getInterval(VReg); in runOnMachineFunction()
110 LI->setWeight(computeWeight(MRI, MBFI, VReg)); in runOnMachineFunction()
/openbsd/src/gnu/llvm/llvm/lib/CodeGen/
DSwiftErrorValueTracking.cpp37 auto VReg = MF->getRegInfo().createVirtualRegister(RC); in getOrCreateVReg() local
38 VRegDefMap[Key] = VReg; in getOrCreateVReg()
39 VRegUpwardsUse[Key] = VReg; in getOrCreateVReg()
40 return VReg; in getOrCreateVReg()
46 const Value *Val, Register VReg) { in setCurrentVReg() argument
47 VRegDefMap[std::make_pair(MBB, Val)] = VReg; in setCurrentVReg()
59 Register VReg = MF->getRegInfo().createVirtualRegister(RC); in getOrCreateVRegDefAt() local
60 VRegDefUses[Key] = VReg; in getOrCreateVRegDefAt()
61 setCurrentVReg(MBB, Val, VReg); in getOrCreateVRegDefAt()
62 return VReg; in getOrCreateVRegDefAt()
[all …]
DMIRVRegNamerUtils.cpp49 for (const auto &VReg : VRegs) { in getVRegRenameMap() local
50 const unsigned Reg = VReg.getReg(); in getVRegRenameMap()
51 VRM[Reg] = createVirtualRegisterWithLowerName(Reg, GetUniqueVRegName(VReg)); in getVRegRenameMap()
141 unsigned VRegRenamer::createVirtualRegister(unsigned VReg) { in createVirtualRegister() argument
142 assert(Register::isVirtualRegister(VReg) && "Expected Virtual Registers"); in createVirtualRegister()
143 std::string Name = getInstructionOpcodeHash(*MRI.getVRegDef(VReg)); in createVirtualRegister()
144 return createVirtualRegisterWithLowerName(VReg, Name); in createVirtualRegister()
168 unsigned VRegRenamer::createVirtualRegisterWithLowerName(unsigned VReg, in createVirtualRegisterWithLowerName() argument
171 const TargetRegisterClass *RC = MRI.getRegClassOrNull(VReg); in createVirtualRegisterWithLowerName()
173 : MRI.createGenericVirtualRegister(MRI.getType(VReg), LowerName); in createVirtualRegisterWithLowerName()
DLiveRangeEdit.cpp36 Register VReg = MRI.cloneVirtualRegister(OldReg); in createEmptyIntervalFrom() local
38 VRM->setIsSplitFromReg(VReg, VRM->getOriginal(OldReg)); in createEmptyIntervalFrom()
40 LiveInterval &LI = LIS.createEmptyInterval(VReg); in createEmptyIntervalFrom()
56 Register VReg = MRI.cloneVirtualRegister(OldReg); in createFrom() local
58 VRM->setIsSplitFromReg(VReg, VRM->getOriginal(OldReg)); in createFrom()
67 LIS.getInterval(VReg).markNotSpillable(); in createFrom()
68 return VReg; in createFrom()
451 Register VReg = LI->reg(); in eliminateDeadDefs() local
453 TheDelegate->LRE_WillShrinkVirtReg(VReg); in eliminateDeadDefs()
461 if (llvm::is_contained(RegsBeingSpilled, VReg)) in eliminateDeadDefs()
[all …]
DRegAllocPBQP.cpp168 void spillVReg(Register VReg, SmallVectorImpl<Register> &NewIntervals,
333 Register VReg = G.getNodeMetadata(NId).getVReg(); in apply() local
334 LiveInterval &LI = LIS.getInterval(VReg); in apply()
604 Register VReg = Worklist.back(); in initializeGraph() local
607 LiveInterval &VRegLI = LIS.getInterval(VReg); in initializeGraph()
617 const TargetRegisterClass *TRC = MRI.getRegClass(VReg); in initializeGraph()
654 spillVReg(VReg, NewVRegs, MF, LIS, VRM, VRegSpiller); in initializeGraph()
659 VRegAllowedMap[VReg.id()] = std::move(VRegAllowed); in initializeGraph()
663 auto VReg = KV.first; in initializeGraph() local
666 if (LIS.getInterval(VReg).empty()) { in initializeGraph()
[all …]
DLiveIntervalUnion.cpp160 const LiveInterval *VReg = LiveUnionI.value(); in collectInterferingVRegs() local
161 if (VReg != RecentReg && !isSeenInterference(VReg)) { in collectInterferingVRegs()
162 RecentReg = VReg; in collectInterferingVRegs()
163 InterferingVRegs.push_back(VReg); in collectInterferingVRegs()
DMachineRegisterInfo.cpp170 Register MachineRegisterInfo::cloneVirtualRegister(Register VReg, in cloneVirtualRegister() argument
173 VRegInfo[Reg].first = VRegInfo[VReg].first; in cloneVirtualRegister()
174 setType(Reg, getType(VReg)); in cloneVirtualRegister()
175 noteCloneVirtualRegister(Reg, VReg); in cloneVirtualRegister()
179 void MachineRegisterInfo::setType(Register VReg, LLT Ty) { in setType() argument
180 VRegToType.grow(VReg); in setType()
181 VRegToType[VReg] = Ty; in setType()
449 MCRegister MachineRegisterInfo::getLiveInPhysReg(Register VReg) const { in getLiveInPhysReg()
451 if (LI.second == VReg) in getLiveInPhysReg()
DMIRVRegNamerUtils.h73 unsigned createVirtualRegister(unsigned VReg);
76 unsigned createVirtualRegisterWithLowerName(unsigned VReg, StringRef Name);
/openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/
DMachineRegisterInfo.h229 bool shouldTrackSubRegLiveness(Register VReg) const { in shouldTrackSubRegLiveness() argument
230 assert(VReg.isVirtual() && "Must pass a VReg"); in shouldTrackSubRegLiveness()
231 return shouldTrackSubRegLiveness(*getRegClass(VReg)); in shouldTrackSubRegLiveness()
755 Register cloneVirtualRegister(Register VReg, StringRef Name = "");
766 void setType(Register VReg, LLT Ty);
792 void setRegAllocationHint(Register VReg, unsigned Type, Register PrefReg) { in setRegAllocationHint() argument
793 assert(VReg.isVirtual()); in setRegAllocationHint()
794 RegAllocHints[VReg].first = Type; in setRegAllocationHint()
795 RegAllocHints[VReg].second.clear(); in setRegAllocationHint()
796 RegAllocHints[VReg].second.push_back(PrefReg); in setRegAllocationHint()
[all …]
DRegAllocPBQP.h148 void setNodeIdForVReg(Register VReg, GraphBase::NodeId NId) { in setNodeIdForVReg() argument
149 VRegToNodeId[VReg.id()] = NId; in setNodeIdForVReg()
152 GraphBase::NodeId getNodeIdForVReg(Register VReg) const { in getNodeIdForVReg() argument
153 auto VRegItr = VRegToNodeId.find(VReg); in getNodeIdForVReg()
187 OptUnsafeEdges(new unsigned[NumOpts]), VReg(Other.VReg), in NodeMetadata()
203 void setVReg(Register VReg) { this->VReg = VReg; } in setVReg() argument
204 Register getVReg() const { return VReg; } in getVReg()
262 Register VReg; variable
DScheduleDAGInstrs.h58 VReg2SUnit(unsigned VReg, LaneBitmask LaneMask, SUnit *SU) in VReg2SUnit()
59 : VirtReg(VReg), LaneMask(LaneMask), SU(SU) {} in VReg2SUnit()
70 VReg2SUnitOperIdx(unsigned VReg, LaneBitmask LaneMask, in VReg2SUnitOperIdx()
72 : VReg2SUnit(VReg, LaneMask, SU), OperandIndex(OperandIndex) {} in VReg2SUnitOperIdx()
/openbsd/src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/
DUtils.cpp288 std::optional<APInt> llvm::getIConstantVRegVal(Register VReg, in getIConstantVRegVal() argument
291 VReg, MRI, /*LookThroughInstrs*/ false); in getIConstantVRegVal()
292 assert((!ValAndVReg || ValAndVReg->VReg == VReg) && in getIConstantVRegVal()
300 llvm::getIConstantVRegSExtVal(Register VReg, const MachineRegisterInfo &MRI) { in getIConstantVRegSExtVal() argument
301 std::optional<APInt> Val = getIConstantVRegVal(VReg, MRI); in getIConstantVRegSExtVal()
313 Register VReg, const MachineRegisterInfo &MRI, IsOpcodeFn IsConstantOpcode, in getConstantVRegValWithLookThrough() argument
319 while ((MI = MRI.getVRegDef(VReg)) && !IsConstantOpcode(MI) && in getConstantVRegValWithLookThrough()
332 VReg = MI->getOperand(1).getReg(); in getConstantVRegValWithLookThrough()
335 VReg = MI->getOperand(1).getReg(); in getConstantVRegValWithLookThrough()
336 if (VReg.isPhysical()) in getConstantVRegValWithLookThrough()
[all …]
DInstructionSelect.cpp255 Register VReg = Register::index2VirtReg(I); in runOnMachineFunction() local
258 if (!MRI.def_empty(VReg)) in runOnMachineFunction()
259 MI = &*MRI.def_instr_begin(VReg); in runOnMachineFunction()
260 else if (!MRI.use_empty(VReg)) { in runOnMachineFunction()
261 MI = &*MRI.use_instr_begin(VReg); in runOnMachineFunction()
269 const TargetRegisterClass *RC = MRI.getRegClassOrNull(VReg); in runOnMachineFunction()
276 const LLT Ty = MRI.getType(VReg); in runOnMachineFunction()
/openbsd/src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
DInstrEmitter.cpp277 Register VReg = MRI->createVirtualRegister(RC); in getVR() local
279 TII->get(TargetOpcode::IMPLICIT_DEF), VReg); in getVR()
280 return VReg; in getVR()
303 Register VReg = getVR(Op, VRBaseMap); in AddRegisterOperand() local
327 = MRI->constrainRegClass(VReg, OpRC, MinNumRegs); in AddRegisterOperand()
333 TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg); in AddRegisterOperand()
334 VReg = NewVReg; in AddRegisterOperand()
364 MIB.addReg(VReg, getDefRegState(isOptDef) | getKillRegState(isKill) | in AddRegisterOperand()
385 Register VReg = R->getReg(); in AddOperand() local
397 if (OpRC && IIRC && OpRC != IIRC && VReg.isVirtual()) { in AddOperand()
[all …]
DSDNodeDbgValue.h68 return u.VReg; in getVReg()
77 static SDDbgOperand fromVReg(unsigned VReg) { in fromVReg() argument
78 return SDDbgOperand(VReg, VREG); in fromVReg()
110 unsigned VReg; ///< Valid for registers. member
125 u.VReg = VRegOrFrameIdx; in SDDbgOperand()
/openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/GlobalISel/
DUtils.h169 std::optional<APInt> getIConstantVRegVal(Register VReg,
173 std::optional<int64_t> getIConstantVRegSExtVal(Register VReg,
180 Register VReg; member
186 getIConstantVRegValWithLookThrough(Register VReg,
193 Register VReg, const MachineRegisterInfo &MRI,
198 Register VReg; member
204 getFConstantVRegValWithLookThrough(Register VReg,
208 const ConstantFP* getConstantFPVRegVal(Register VReg,
396 std::optional<FPValueAndVReg> getFConstantSplat(Register VReg,
/openbsd/src/gnu/llvm/llvm/lib/Target/PowerPC/
DPPCMachineFunctionInfo.h248 void addLiveInAttr(Register VReg, ISD::ArgFlagsTy Flags) { in addLiveInAttr() argument
249 LiveInAttrs.push_back(std::make_pair(VReg, Flags)); in addLiveInAttr()
254 bool isLiveInSExt(Register VReg) const;
258 bool isLiveInZExt(Register VReg) const;
DPPCMachineFunctionInfo.cpp62 bool PPCFunctionInfo::isLiveInSExt(Register VReg) const { in isLiveInSExt()
64 if (LiveIn.first == VReg) in isLiveInSExt()
69 bool PPCFunctionInfo::isLiveInZExt(Register VReg) const { in isLiveInZExt()
71 if (LiveIn.first == VReg) in isLiveInZExt()
/openbsd/src/gnu/llvm/llvm/lib/Target/RISCV/
DRISCVInstrInfoVPseudos.td75 class LMULInfo<int lmul, int oct, VReg regclass, VReg wregclass,
76 VReg f2regclass, VReg f4regclass, VReg f8regclass, string mx> {
78 VReg vrclass = regclass;
79 VReg wvrclass = wregclass;
80 VReg f8vrclass = f8regclass;
81 VReg f4vrclass = f4regclass;
82 VReg f2vrclass = f2regclass;
173 VReg RC = !cast<VReg>("VRN" # nf # !cond(!eq(m.value, V_MF8.value): V_M1.MX,
183 class VTypeInfo<ValueType Vec, ValueType Mas, int Sew, VReg Reg, LMULInfo M,
190 VReg RegClass = Reg;
[all …]
/openbsd/src/gnu/llvm/llvm/lib/CodeGen/MIRParser/
DMIRParser.cpp592 for (const auto &VReg : YamlMF.VirtualRegisters) { in parseRegisterInfo() local
593 VRegInfo &Info = PFS.getVRegInfo(VReg.ID.Value); in parseRegisterInfo()
595 return error(VReg.ID.SourceRange.Start, in parseRegisterInfo()
597 Twine(VReg.ID.Value) + "'"); in parseRegisterInfo()
600 if (StringRef(VReg.Class.Value).equals("_")) { in parseRegisterInfo()
604 const auto *RC = Target->getRegClass(VReg.Class.Value); in parseRegisterInfo()
609 const RegisterBank *RegBank = Target->getRegBank(VReg.Class.Value); in parseRegisterInfo()
612 VReg.Class.SourceRange.Start, in parseRegisterInfo()
614 VReg.Class.Value + "'"); in parseRegisterInfo()
620 if (!VReg.PreferredRegister.Value.empty()) { in parseRegisterInfo()
[all …]
/openbsd/src/gnu/llvm/llvm/lib/Target/ARM/
DThumb1InstrInfo.h48 Register VReg) const override;
54 Register VReg) const override;
/openbsd/src/gnu/llvm/llvm/lib/Target/BPF/
DBPFInstrInfo.h43 Register VReg) const override;
49 Register VReg) const override;

123456