Home
last modified time | relevance | path

Searched refs:dsi_pll (Results 1 – 3 of 3) sorted by relevance

/openbsd/src/sys/dev/pci/drm/i915/display/
Dvlv_dsi_pll.c108 config->dsi_pll.ctrl = 1 << (DSI_PLL_P1_POST_DIV_SHIFT + calc_p - 2); in dsi_calc_mnp()
109 config->dsi_pll.div = in dsi_calc_mnp()
128 pll_ctl = config->dsi_pll.ctrl; in vlv_dsi_pclk()
129 pll_div = config->dsi_pll.div; in vlv_dsi_pclk()
192 config->dsi_pll.ctrl |= DSI_PLL_CLK_GATE_DSI0_DSIPLL; in vlv_dsi_pll_compute()
195 config->dsi_pll.ctrl |= DSI_PLL_CLK_GATE_DSI1_DSIPLL; in vlv_dsi_pll_compute()
197 config->dsi_pll.ctrl |= DSI_PLL_VCO_EN; in vlv_dsi_pll_compute()
200 config->dsi_pll.div, config->dsi_pll.ctrl); in vlv_dsi_pll_compute()
223 vlv_cck_write(dev_priv, CCK_REG_DSI_PLL_DIVIDER, config->dsi_pll.div); in vlv_dsi_pll_enable()
225 config->dsi_pll.ctrl & ~DSI_PLL_VCO_EN); in vlv_dsi_pll_enable()
[all …]
Dintel_display_types.h1197 } dsi_pll; member
Dintel_display.c5410 PIPE_CONF_CHECK_X(dsi_pll.ctrl); in intel_pipe_config_compare()
5411 PIPE_CONF_CHECK_X(dsi_pll.div); in intel_pipe_config_compare()