Home
last modified time | relevance | path

Searched refs:enableMachineScheduler (Results 1 – 25 of 25) sorted by relevance

/openbsd/src/gnu/llvm/llvm/lib/CodeGen/
DTargetSubtargetInfo.cpp35 bool TargetSubtargetInfo::enableMachineScheduler() const { in enableMachineScheduler() function in TargetSubtargetInfo
40 return enableMachineScheduler(); in enableJoinGlobalCopies()
53 return enableMachineScheduler() && enablePostRAScheduler(); in enablePostRAMachineScheduler()
DMachineScheduler.cpp394 } else if (!mf.getSubtarget().enableMachineScheduler()) in runOnMachineFunction()
/openbsd/src/gnu/llvm/llvm/lib/Target/ARM/
DARMSubtarget.cpp375 bool ARMSubtarget::enableMachineScheduler() const { in enableMachineScheduler() function in ARMSubtarget
406 if (enableMachineScheduler()) in enablePostRAScheduler()
415 if (!enableMachineScheduler()) in enablePostRAMachineScheduler()
DARMSubtarget.h468 bool enableMachineScheduler() const override;
/openbsd/src/gnu/llvm/llvm/lib/Target/WebAssembly/
DWebAssemblySubtarget.cpp53 bool WebAssemblySubtarget::enableMachineScheduler() const { in enableMachineScheduler() function in WebAssemblySubtarget
DWebAssemblySubtarget.h88 bool enableMachineScheduler() const override;
DREADME.txt142 enableMachineScheduler) and determine if it can be configured to schedule
/openbsd/src/gnu/llvm/llvm/lib/Target/VE/
DVESubtarget.cpp61 bool VESubtarget::enableMachineScheduler() const { return true; } in enableMachineScheduler() function in VESubtarget
DVESubtarget.h63 bool enableMachineScheduler() const override;
/openbsd/src/gnu/llvm/llvm/lib/Target/Lanai/
DLanaiSubtarget.h46 bool enableMachineScheduler() const override { return true; } in enableMachineScheduler() function
/openbsd/src/gnu/llvm/llvm/lib/Target/Sparc/
DSparcSubtarget.cpp100 bool SparcSubtarget::enableMachineScheduler() const { in enableMachineScheduler() function in SparcSubtarget
DSparcSubtarget.h78 bool enableMachineScheduler() const override;
/openbsd/src/gnu/llvm/llvm/lib/Target/SystemZ/
DSystemZSubtarget.h90 bool enableMachineScheduler() const override { return true; } in enableMachineScheduler() function
/openbsd/src/gnu/llvm/llvm/lib/Target/AMDGPU/
DR600Subtarget.h127 bool enableMachineScheduler() const override { in enableMachineScheduler() function
DGCNSubtarget.h809 bool enableMachineScheduler() const override { in enableMachineScheduler() function
/openbsd/src/gnu/llvm/llvm/lib/Target/RISCV/
DRISCVSubtarget.h96 bool enableMachineScheduler() const override { return true; } in enableMachineScheduler() function
/openbsd/src/gnu/llvm/llvm/lib/Target/PowerPC/
DPPCSubtarget.cpp130 bool PPCSubtarget::enableMachineScheduler() const { return true; } in enableMachineScheduler() function in PPCSubtarget
DPPCSubtarget.h227 bool enableMachineScheduler() const override;
DPPCISelLowering.cpp1447 if (Subtarget.enableMachineScheduler()) in PPCTargetLowering()
17053 if (DisableILPPref || Subtarget.enableMachineScheduler()) in getSchedulingPreference()
/openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/
DTargetSubtargetInfo.h192 virtual bool enableMachineScheduler() const;
/openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/
DAArch64Subtarget.h191 bool enableMachineScheduler() const override { return true; } in enableMachineScheduler() function
/openbsd/src/gnu/llvm/llvm/lib/Target/X86/
DX86Subtarget.h418 bool enableMachineScheduler() const override { return true; } in enableMachineScheduler() function
/openbsd/src/gnu/llvm/llvm/lib/Target/Hexagon/
DHexagonSubtarget.h274 bool enableMachineScheduler() const override;
DHexagonSubtarget.cpp532 bool HexagonSubtarget::enableMachineScheduler() const { in enableMachineScheduler() function in HexagonSubtarget
/openbsd/src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGISel.cpp265 (ST.enableMachineScheduler() && ST.enableMachineSchedDefaultSched()) || in createDefaultScheduler()