Home
last modified time | relevance | path

Searched refs:ixSQ_WAVE_TTMP4 (Results 1 – 16 of 16) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gca/
Dgfx_6_0_d.h101 #define ixSQ_WAVE_TTMP4 0x0274 macro
Dgfx_7_0_d.h1929 #define ixSQ_WAVE_TTMP4 0x274 macro
Dgfx_7_2_d.h1950 #define ixSQ_WAVE_TTMP4 0x274 macro
Dgfx_8_1_d.h2117 #define ixSQ_WAVE_TTMP4 0x274 macro
Dgfx_8_0_d.h2149 #define ixSQ_WAVE_TTMP4 0x274 macro
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h7115 #define ixSQ_WAVE_TTMP4 macro
Dgc_9_4_3_offset.h7425 #define ixSQ_WAVE_TTMP4 macro
Dgc_9_2_1_offset.h7362 #define ixSQ_WAVE_TTMP4 macro
Dgc_9_4_2_offset.h7662 #define ixSQ_WAVE_TTMP4 macro
Dgc_9_1_offset.h7323 #define ixSQ_WAVE_TTMP4 macro
Dgc_11_5_0_offset.h9983 #define ixSQ_WAVE_TTMP4 macro
Dgc_12_0_0_offset.h11038 #define ixSQ_WAVE_TTMP4 macro
Dgc_10_1_0_offset.h11210 #define ixSQ_WAVE_TTMP4 macro
Dgc_11_0_3_offset.h12076 #define ixSQ_WAVE_TTMP4 macro
Dgc_11_0_0_offset.h11668 #define ixSQ_WAVE_TTMP4 macro
Dgc_10_3_0_offset.h13447 #define ixSQ_WAVE_TTMP4 macro