Searched refs:nxv2bf16 (Results 1 – 10 of 10) sorted by relevance
| /openbsd/src/gnu/llvm/llvm/include/llvm/Support/ |
| D | MachineValueType.h | 254 nxv2bf16 = 174, // n x 2 x bf16 enumerator 674 case nxv2bf16: in getVectorElementType() 877 case nxv2bf16: in getVectorMinNumElements() 978 case nxv2bf16: in getSizeInBits() 1471 if (NumElements == 2) return MVT::nxv2bf16; in getScalableVectorVT()
|
| /openbsd/src/gnu/llvm/llvm/lib/Target/AArch64/ |
| D | AArch64CallingConvention.td | 79 nxv2bf16, nxv4bf16, nxv8bf16, nxv2f32, nxv4f32, nxv2f64], 82 nxv2bf16, nxv4bf16, nxv8bf16, nxv2f32, nxv4f32, nxv2f64], 149 nxv2bf16, nxv4bf16, nxv8bf16, nxv2f32, nxv4f32, nxv2f64], 179 nxv2bf16, nxv4bf16, nxv8bf16, nxv2f32, nxv4f32, nxv2f64],
|
| D | AArch64SVEInstrInfo.td | 768 def : Pat<(nxv2bf16 (splat_vector (bf16 FPR16:$src))), 780 def : Pat<(nxv2bf16 (splat_vector (bf16 fpimm0))), (DUP_ZI_H 0, 0)>; 1242 defm : sve_masked_gather_x2_scaled<nxv2bf16, nonext_masked_gather_signed_scaled, "GLD1H_D">; 1254 …defm : sve_masked_gather_x2_unscaled<nxv2bf16, nonext_masked_gather_signed_unscaled, "GLD1H_D",… 1431 defm : sve_masked_scatter_x2_scaled<nxv2bf16, nontrunc_masked_scatter_signed_scaled, "SST1H_D">; 1440 …defm : sve_masked_scatter_x2_unscaled<nxv2bf16, nontrunc_masked_scatter_signed_unscaled, "SST1H_D… 1806 def : Pat<(nxv2bf16 (extract_subvector (nxv4bf16 ZPR:$Zs), (i64 0))), 1808 def : Pat<(nxv2bf16 (extract_subvector (nxv4bf16 ZPR:$Zs), (i64 2))), 1824 def : Pat<(nxv2bf16 (extract_subvector (nxv8bf16 ZPR:$Zs), (i64 0))), 1826 def : Pat<(nxv2bf16 (extract_subvector (nxv8bf16 ZPR:$Zs), (i64 2))), [all …]
|
| D | AArch64TargetTransformInfo.cpp | 3084 { TTI::SK_Splice, MVT::nxv2bf16, 1 }, in getSpliceCost() 3308 {TTI::SK_Broadcast, MVT::nxv2bf16, 1}, in getShuffleCost() 3326 {TTI::SK_Reverse, MVT::nxv2bf16, 1}, in getShuffleCost()
|
| D | AArch64RegisterInfo.td | 1052 nxv2bf16, nxv4bf16, nxv8bf16,
|
| D | SVEInstrFormats.td | 1446 def : SVE_1_Op_Pat<nxv2bf16, op, nxv2bf16, !cast<Instruction>(NAME # _D)>;
|
| D | AArch64ISelLowering.cpp | 390 addRegisterClass(MVT::nxv2bf16, &AArch64::ZPRRegClass); in AArch64TargetLowering() 1287 for (auto VT : {MVT::nxv2i16, MVT::nxv4i16, MVT::nxv2i32, MVT::nxv2bf16, in AArch64TargetLowering() 1424 for (auto VT : {MVT::nxv2bf16, MVT::nxv4bf16, MVT::nxv8bf16}) { in AArch64TargetLowering()
|
| /openbsd/src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| D | ValueTypes.td | 214 def nxv2bf16 : ValueType<32, 174>; // n x 2 x bf16 vector value
|
| /openbsd/src/gnu/llvm/llvm/lib/CodeGen/ |
| D | ValueTypes.cpp | 527 case MVT::nxv2bf16: in getTypeForEVT()
|
| /openbsd/src/gnu/llvm/llvm/utils/TableGen/ |
| D | CodeGenTarget.cpp | 240 case MVT::nxv2bf16: return "MVT::nxv2bf16"; in getEnumName()
|