Home
last modified time | relevance | path

Searched refs:pixel_clock (Results 1 – 25 of 46) sorted by relevance

12

/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Damdgpu_atombios_encoders.c336 args.usPixelClock = cpu_to_le16(amdgpu_encoder->pixel_clock / 10); in amdgpu_atombios_encoder_setup_dac()
397 if (amdgpu_dig_monitor_is_duallink(encoder, amdgpu_encoder->pixel_clock)) in amdgpu_atombios_encoder_setup_dvo()
405 args.dvo.sDVOEncoder.usPixelClock = cpu_to_le16(amdgpu_encoder->pixel_clock / 10); in amdgpu_atombios_encoder_setup_dvo()
409 if (amdgpu_dig_monitor_is_duallink(encoder, amdgpu_encoder->pixel_clock)) in amdgpu_atombios_encoder_setup_dvo()
415 args.dvo_v3.usPixelClock = cpu_to_le16(amdgpu_encoder->pixel_clock / 10); in amdgpu_atombios_encoder_setup_dvo()
421 args.dvo_v4.usPixelClock = cpu_to_le16(amdgpu_encoder->pixel_clock / 10); in amdgpu_atombios_encoder_setup_dvo()
599 args.v1.usPixelClock = cpu_to_le16(amdgpu_encoder->pixel_clock / 10); in amdgpu_atombios_encoder_setup_dig_encoder()
607 else if (amdgpu_dig_monitor_is_duallink(encoder, amdgpu_encoder->pixel_clock)) in amdgpu_atombios_encoder_setup_dig_encoder()
634 args.v3.usPixelClock = cpu_to_le16(amdgpu_encoder->pixel_clock / 10); in amdgpu_atombios_encoder_setup_dig_encoder()
642 else if (amdgpu_dig_monitor_is_duallink(encoder, amdgpu_encoder->pixel_clock)) in amdgpu_atombios_encoder_setup_dig_encoder()
[all …]
Damdgpu_encoders.c206 u32 pixel_clock) in amdgpu_dig_monitor_is_duallink() argument
226 if (pixel_clock > 340000) in amdgpu_dig_monitor_is_duallink()
231 if (pixel_clock > 165000) in amdgpu_dig_monitor_is_duallink()
248 if (pixel_clock > 340000) in amdgpu_dig_monitor_is_duallink()
253 if (pixel_clock > 165000) in amdgpu_dig_monitor_is_duallink()
Damdgpu_mode.h544 uint32_t pixel_clock; member
673 u32 pixel_clock);
/openbsd/src/sys/dev/pci/drm/radeon/
Datombios_encoders.c390 args.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); in atombios_dac_setup()
446 args.sTVEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); in atombios_tv_setup()
511 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) in atombios_dvo_setup()
519 args.dvo.sDVOEncoder.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); in atombios_dvo_setup()
523 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) in atombios_dvo_setup()
529 args.dvo_v3.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); in atombios_dvo_setup()
535 args.dvo_v4.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); in atombios_dvo_setup()
605 args.v1.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); in atombios_digital_setup()
614 if (radeon_dig_monitor_is_duallink(encoder, radeon_encoder->pixel_clock)) in atombios_digital_setup()
630 args.v2.usPixelClock = cpu_to_le16(radeon_encoder->pixel_clock / 10); in atombios_digital_setup()
[all …]
Dradeon_encoders.c368 u32 pixel_clock) in radeon_dig_monitor_is_duallink() argument
390 if (pixel_clock > 340000) in radeon_dig_monitor_is_duallink()
395 if (pixel_clock > 165000) in radeon_dig_monitor_is_duallink()
412 if (pixel_clock > 340000) in radeon_dig_monitor_is_duallink()
417 if (pixel_clock > 165000) in radeon_dig_monitor_is_duallink()
Dradeon_mode.h447 uint32_t pixel_clock; member
697 u32 pixel_clock);
/openbsd/src/sys/dev/pci/drm/amd/display/include/
Dbios_parser_types.h119 uint32_t pixel_clock; /* khz */ member
132 uint32_t pixel_clock; /* in KHz */ member
161 uint32_t pixel_clock; member
204 uint32_t pixel_clock; member
/openbsd/src/sys/dev/pci/drm/amd/display/dc/bios/
Dcommand_table.c241 params.usPixelClock = cpu_to_le16((uint16_t)(cntl->pixel_clock / 10)); in encoder_control_digx_v3()
287 params.usPixelClock = cpu_to_le16((uint16_t)(cntl->pixel_clock / 10)); in encoder_control_digx_v4()
327 params.ulPixelClock = cntl->pixel_clock / 10; in encoder_control_digx_v5()
490 cpu_to_le16((uint16_t)(cntl->pixel_clock / 20)); in transmitter_control_v2()
496 cpu_to_le16((uint16_t)(cntl->pixel_clock / 10)); in transmitter_control_v2()
628 cpu_to_le16((uint16_t)(cntl->pixel_clock / 20)); in transmitter_control_v3()
634 cpu_to_le16((uint16_t)(cntl->pixel_clock / 10)); in transmitter_control_v3()
754 cpu_to_le16((uint16_t)(cntl->pixel_clock / 20)); in transmitter_control_v4()
760 cpu_to_le16((uint16_t)(cntl->pixel_clock / 10)); in transmitter_control_v4()
833 params.usSymClock = cpu_to_le16((uint16_t) (cntl->pixel_clock / 10)); in transmitter_control_v1_5()
[all …]
Dcommand_table.h58 uint32_t pixel_clock,
63 uint32_t pixel_clock,
Dcommand_table2.h58 uint32_t pixel_clock,
63 uint32_t pixel_clock,
Dcommand_table2.c139 params.pclk_10khz = cntl->pixel_clock / 10; in encoder_control_digx_v1_5()
287 ps.param.symclk_10khz = cntl->pixel_clock/10; in transmitter_control_v1_6()
355 dig_v1_7.symclk_units.symclk_10khz = cntl->pixel_clock/10; in transmitter_control_v1_7()
431 cmd.set_pixel_clock.pixel_clock.clk = *clk; in set_pixel_clock_dmcub()
Dcommand_table_helper.c205 ctrl_param->usPixelClock = cpu_to_le16((uint16_t)(control->pixel_clock / 10)); in dal_cmd_table_helper_assign_control_parameter()
/openbsd/src/sys/dev/ic/
Ddwhdmi.h53 u_int pixel_clock; member
60 u_int pixel_clock; member
Ddwhdmiphy.c298 for (mpll_conf = &sc->sc_mpll_config[0]; mpll_conf->pixel_clock != 0; mpll_conf++) in dwhdmi_phy_configure()
299 if (mode->clock <= mpll_conf->pixel_clock) in dwhdmi_phy_configure()
306 for (phy_conf = &sc->sc_phy_config[0]; phy_conf->pixel_clock != 0; phy_conf++) in dwhdmi_phy_configure()
307 if (mode->clock <= phy_conf->pixel_clock) in dwhdmi_phy_configure()
/openbsd/src/sys/dev/pci/drm/amd/display/dc/dce/
Ddce_link_encoder.c1051 uint32_t pixel_clock) in dce110_link_encoder_enable_tmds_output() argument
1071 cntl.pixel_clock = pixel_clock; in dce110_link_encoder_enable_tmds_output()
1087 uint32_t pixel_clock) in dce110_link_encoder_enable_lvds_output() argument
1104 cntl.pixel_clock = pixel_clock; in dce110_link_encoder_enable_lvds_output()
1140 cntl.pixel_clock = link_settings->link_rate in dce110_link_encoder_enable_dp_output()
1179 cntl.pixel_clock = link_settings->link_rate in dce110_link_encoder_enable_dp_mst_output()
1219 cntl.pixel_clock = link_settings->link_rate in dce60_link_encoder_enable_dp_output()
1258 cntl.pixel_clock = link_settings->link_rate in dce60_link_encoder_enable_dp_mst_output()
1340 cntl.pixel_clock = link_settings->link_rate * in dce110_link_encoder_dp_set_lane_settings()
Ddce_link_encoder.h254 uint32_t pixel_clock);
272 uint32_t pixel_clock);
Ddce_stream_encoder.c546 cntl.pixel_clock = actual_pix_clk_khz; in dce110_stream_encoder_hdmi_set_stream_attribute()
663 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in dce110_stream_encoder_dvi_set_stream_attribute()
687 cntl.pixel_clock = crtc_timing->pix_clk_100hz / 10; in dce110_stream_encoder_lvds_set_stream_attribute()
/openbsd/src/sys/dev/pci/drm/amd/display/dc/inc/hw/
Dlink_encoder.h119 uint32_t pixel_clock);
128 uint32_t pixel_clock);
/openbsd/src/sys/dev/fdt/
Drkdwhdmi.c291 for (i = 0; sc->sc_base.sc_mpll_config[i].pixel_clock != 0; i++) in rkdwhdmi_mode_valid()
292 if (mode->clock == sc->sc_base.sc_mpll_config[i].pixel_clock) in rkdwhdmi_mode_valid()
/openbsd/src/sys/dev/pci/drm/i915/display/
Dintel_dp.h123 int intel_dp_link_required(int pixel_clock, int bpp);
124 int intel_dp_effective_data_rate(int pixel_clock, int bpp_x16,
/openbsd/src/sys/dev/pci/drm/amd/display/dc/virtual/
Dvirtual_link_encoder.c46 uint32_t pixel_clock) {} in virtual_link_encoder_enable_tmds_output() argument
/openbsd/src/sys/dev/pci/drm/
Ddrm_displayid_internal.h115 u8 pixel_clock[3]; member
Ddrm_edid.c3096 BUILD_BUG_ON(offsetof(typeof(*descriptor), pixel_clock) != 0); in is_display_descriptor()
3100 return descriptor->pixel_clock == 0 && in is_display_descriptor()
3107 BUILD_BUG_ON(offsetof(typeof(*descriptor), pixel_clock) != 0); in is_detailed_timing_descriptor()
3109 return descriptor->pixel_clock != 0; in is_detailed_timing_descriptor()
3572 mode->clock = le16_to_cpu(timing->pixel_clock) * 10; in drm_mode_detailed()
6817 unsigned pixel_clock = (timings->pixel_clock[0] | in drm_mode_displayid_detailed() local
6818 (timings->pixel_clock[1] << 8) | in drm_mode_displayid_detailed()
6819 (timings->pixel_clock[2] << 16)) + 1; in drm_mode_displayid_detailed()
6836 mode->clock = type_7 ? pixel_clock : pixel_clock * 10; in drm_mode_displayid_detailed()
/openbsd/src/sys/dev/pci/drm/include/drm/
Ddrm_edid.h184 __le16 pixel_clock; /* need to multiply by 10 KHz */ member
/openbsd/src/sys/dev/pci/drm/amd/pm/powerplay/hwmgr/
Dvega20_hwmgr.h146 PP_Clock pixel_clock; member

12