Home
last modified time | relevance | path

Searched refs:regSDMA0_QUEUE2_RB_RPTR (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/amdgpu/
Dsdma_v7_0.c102 SOC15_REG_ENTRY_STR(GC, 0, regSDMA0_QUEUE2_RB_RPTR),
Dsdma_v6_0.c102 SOC15_REG_ENTRY_STR(GC, 0, regSDMA0_QUEUE2_RB_RPTR),
/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_11_5_0_offset.h373 #define regSDMA0_QUEUE2_RB_RPTR … macro
Dgc_12_0_0_offset.h376 #define regSDMA0_QUEUE2_RB_RPTR … macro
Dgc_11_0_3_offset.h374 #define regSDMA0_QUEUE2_RB_RPTR … macro
Dgc_11_0_0_offset.h368 #define regSDMA0_QUEUE2_RB_RPTR … macro