Home
last modified time | relevance | path

Searched refs:regSPI_PS_INPUT_CNTL_30_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_4_3_offset.h4335 #define regSPI_PS_INPUT_CNTL_30_BASE_IDX … macro
Dgc_9_4_2_offset.h2095 #define regSPI_PS_INPUT_CNTL_30_BASE_IDX … macro
Dgc_11_5_0_offset.h4564 #define regSPI_PS_INPUT_CNTL_30_BASE_IDX … macro
Dgc_12_0_0_offset.h8790 #define regSPI_PS_INPUT_CNTL_30_BASE_IDX … macro
Dgc_11_0_3_offset.h6033 #define regSPI_PS_INPUT_CNTL_30_BASE_IDX … macro
Dgc_11_0_0_offset.h5753 #define regSPI_PS_INPUT_CNTL_30_BASE_IDX … macro