Home
last modified time | relevance | path

Searched refs:regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbsd/src/sys/dev/pci/drm/amd/include/asic_reg/gc/
Dgc_9_4_3_offset.h785 #define regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX … macro
Dgc_9_4_2_offset.h5855 #define regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX … macro
Dgc_11_5_0_offset.h1284 #define regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX … macro
Dgc_12_0_0_offset.h7398 #define regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX … macro
Dgc_11_0_3_offset.h2285 #define regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX … macro
Dgc_11_0_0_offset.h2193 #define regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX … macro