Home
last modified time | relevance | path

Searched refs:RegA (Results 1 – 3 of 3) sorted by relevance

/NextBSD/contrib/llvm/include/llvm/MC/
HDMCRegisterInfo.h425 bool isSubRegister(unsigned RegA, unsigned RegB) const { in isSubRegister() argument
426 return isSuperRegister(RegB, RegA); in isSubRegister()
430 bool isSuperRegister(unsigned RegA, unsigned RegB) const;
433 bool isSubRegisterEq(unsigned RegA, unsigned RegB) const { in isSubRegisterEq() argument
434 return isSuperRegisterEq(RegB, RegA); in isSubRegisterEq()
439 bool isSuperRegisterEq(unsigned RegA, unsigned RegB) const { in isSuperRegisterEq() argument
440 return RegA == RegB || isSuperRegister(RegA, RegB); in isSuperRegisterEq()
513 inline bool MCRegisterInfo::isSuperRegister(unsigned RegA, unsigned RegB) const{ in isSuperRegister() argument
514 for (MCSuperRegIterator I(RegA, this); I.isValid(); ++I) in isSuperRegister()
/NextBSD/contrib/llvm/lib/CodeGen/
HDTwoAddressInstructionPass.cpp116 bool isProfitableToConv3Addr(unsigned RegA, unsigned RegB);
120 unsigned RegA, unsigned RegB, unsigned Dist);
537 regsAreCompatible(unsigned RegA, unsigned RegB, const TargetRegisterInfo *TRI) { in regsAreCompatible() argument
538 if (RegA == RegB) in regsAreCompatible()
540 if (!RegA || !RegB) in regsAreCompatible()
542 return TRI->regsOverlap(RegA, RegB); in regsAreCompatible()
668 unsigned RegA = MI->getOperand(0).getReg(); in commuteInstruction() local
669 SrcRegMap[RegA] = FromRegC; in commuteInstruction()
678 TwoAddressInstructionPass::isProfitableToConv3Addr(unsigned RegA,unsigned RegB){ in isProfitableToConv3Addr() argument
688 unsigned ToRegA = getMappedReg(RegA, DstRegMap); in isProfitableToConv3Addr()
[all …]
/NextBSD/contrib/llvm/lib/Target/X86/
HDX86InstrInfo.cpp6505 unsigned RegA = OpA.getReg(); in reassociateOps() local
6511 if (TargetRegisterInfo::isVirtualRegister(RegA)) in reassociateOps()
6512 MRI.constrainRegClass(RegA, RC); in reassociateOps()
6542 .addReg(RegA, getKillRegState(KillA)) in reassociateOps()