Home
last modified time | relevance | path

Searched refs:_reg_write_1 (Results 1 – 25 of 25) sorted by relevance

/netbsd/src/sys/arch/evbsh3/ap_ms104_sh4/
Dap_ms104_sh4_intr.c78 _reg_write_1(EXTINTR_MASK1, 0); in extintr_init()
79 _reg_write_1(EXTINTR_MASK2, 0); in extintr_init()
80 _reg_write_1(EXTINTR_MASK3, 0); in extintr_init()
81 _reg_write_1(EXTINTR_MASK4, 0); in extintr_init()
164 _reg_write_1(EXTINTR_MASK4, reg); in extintr_establish()
170 _reg_write_1(EXTINTR_MASK3, reg); in extintr_establish()
176 _reg_write_1(EXTINTR_MASK2, reg); in extintr_establish()
182 _reg_write_1(EXTINTR_MASK1, reg); in extintr_establish()
239 _reg_write_1(EXTINTR_MASK4, reg); in extintr_disestablish()
245 _reg_write_1(EXTINTR_MASK3, reg); in extintr_disestablish()
[all …]
/netbsd/src/sys/arch/playstation2/dev/
Dspd.c193 _reg_write_1(SPD_IO_DIR_REG8, SPD_IO_CLK | SPD_IO_CS | SPD_IO_IN); in spd_eeprom_read()
197 _reg_write_1(SPD_IO_DATA_REG8, r); in spd_eeprom_read()
201 _reg_write_1(SPD_IO_DATA_REG8, r); in spd_eeprom_read()
222 _reg_write_1(SPD_IO_DATA_REG8, r); in spd_eeprom_read()
239 _reg_write_1(SPD_IO_DATA_REG8, r); in __spd_eeprom_out()
243 _reg_write_1(SPD_IO_DATA_REG8, r); in __spd_eeprom_out()
247 _reg_write_1(SPD_IO_DATA_REG8, r); in __spd_eeprom_out()
260 _reg_write_1(SPD_IO_DATA_REG8, r); in __spd_eeprom_in()
264 _reg_write_1(SPD_IO_DATA_REG8, r); in __spd_eeprom_in()
269 _reg_write_1(SPD_IO_DATA_REG8, r); in __spd_eeprom_in()
Dif_smap.c185 _reg_write_1(SMAP_DESC_MODE_REG8, 0); in smap_attach()
384 _reg_write_1(SMAP_RXFIFO_FRAME_DEC_REG8, 1); in smap_rxeof()
525 _reg_write_1(SMAP_TXFIFO_FRAME_INC_REG8, 1); in smap_start()
629 _reg_write_1(a, SMAP_FIFO_RESET); in smap_fifo_reset()
/netbsd/src/sys/arch/hpcsh/dev/
Dpsh3pwr.c147 _reg_write_1(SH7709_PHDR, phdr | PSH3_GREEN_LED_ON); in psh3pwr_attach()
175 _reg_write_1(SH7709_IRR0, irr0 & ~IRR0_IRQ0); in psh3pwr_intr_plug_out()
179 _reg_write_1(SH7709_SCPDR, scpdr | PSH3PWR_PLUG_OUT); in psh3pwr_intr_plug_out()
194 _reg_write_1(SH7709_IRR0, irr0 & ~IRR0_IRQ1); in psh3pwr_intr_plug_in()
198 _reg_write_1(SH7709_SCPDR, scpdr & ~PSH3PWR_PLUG_OUT); in psh3pwr_intr_plug_in()
214 _reg_write_1(SH7709_PHDR, phdr & ~PSH3_GREEN_LED_ON); in psh3pwr_sleep()
219 _reg_write_1(SH7709_PHDR, phdr | PSH3_GREEN_LED_ON); in psh3pwr_sleep()
Dpfckbd.c315 _reg_write_1(SH7709_PDDR, scan[column].d); in pfckbd_callout_hp()
316 _reg_write_1(SH7709_PEDR, scan[column].e); in pfckbd_callout_hp()
327 _reg_write_1(SH7709_PDDR, 0xff); in pfckbd_callout_hp()
328 _reg_write_1(SH7709_PEDR, 0xff); in pfckbd_callout_hp()
418 _reg_write_1(SH7709_PCDR, cd | scan[i].c); in pfckbd_callout_hitachi()
419 _reg_write_1(SH7709_PDDR, dd | scan[i].d); in pfckbd_callout_hitachi()
420 _reg_write_1(SH7709_PEDR, ed | scan[i].e); in pfckbd_callout_hitachi()
468 _reg_write_1(SH7709_PCDR, cd | poll.c); in pfckbd_poll_hitachi_power()
469 _reg_write_1(SH7709_PDDR, dd | poll.d); in pfckbd_poll_hitachi_power()
470 _reg_write_1(SH7709_PEDR, ed | poll.e); in pfckbd_poll_hitachi_power()
Dpsh3lcd.c174 _reg_write_1(PSH3LCD_BRIGHTNESS_REG1, psh3lcd_xx0_bcd[index].reg1); in psh3lcd_xx0_set_brightness()
175 _reg_write_1(PSH3LCD_BRIGHTNESS_REG2, psh3lcd_xx0_bcd[index].reg2); in psh3lcd_xx0_set_brightness()
182 _reg_write_1(PSH3LCD_BRIGHTNESS_REG0, psh3lcd_x0_bcd[index].reg0); in psh3lcd_x0_set_brightness()
183 _reg_write_1(PSH3LCD_BRIGHTNESS_REG1, psh3lcd_x0_bcd[index].reg1); in psh3lcd_x0_set_brightness()
184 _reg_write_1(PSH3LCD_BRIGHTNESS_REG2, psh3lcd_x0_bcd[index].reg2); in psh3lcd_x0_set_brightness()
208 _reg_write_1(SH7709_PDDR, pddr); in psh3lcd_set_contrast()
Dj6x0pwr.c188 _reg_write_1(SH7709_PKDR, 0); /* Green LED on */ in j6x0pwr_attach()
250 _reg_write_1(SH7709_IRR0, irr0 & ~IRR0_IRQ0); in j6x0pwr_clear_interrupt()
271 _reg_write_1(SH7709_PKDR, 0xff); /* Green LED off */ in j6x0pwr_sleep()
275 _reg_write_1(SH7709_PKDR, 0); /* Green LED on */ in j6x0pwr_sleep()
Dpsh3tp.c340 _reg_write_1(SH7709_IRR0, irr0 & ~IRR0_IRQ2); in psh3tp_intr()
396 _reg_write_1(SH7709_IRR0, irr0 & ~IRR0_IRQ2); in psh3tp_stop_polling()
468 _reg_write_1(SH7709_SCPDR, scpdr); in psh3tp_get_raw_xy()
477 _reg_write_1(SH7709_SCPDR, scpdr); in psh3tp_get_raw_xy()
486 _reg_write_1(SH7709_SCPDR, scpdr); in psh3tp_get_raw_xy()
Dj6x0tp.c431 _reg_write_1(SH7709_IRR0, irr0 & ~IRR0_IRQ3); in j6x0tp_intr()
506 _reg_write_1(SH7709_IRR0, irr0 & ~IRR0_IRQ3); in j6x0tp_stop_polling()
615 _reg_write_1(SH7709_SCPDR, scpdr); in j6x0tp_get_raw_xy()
624 _reg_write_1(SH7709_SCPDR, scpdr); in j6x0tp_get_raw_xy()
633 _reg_write_1(SH7709_SCPDR, scpdr); in j6x0tp_get_raw_xy()
/netbsd/src/sys/arch/sh3/dev/
Drtc.c117 _reg_write_1(SH_(RCR1), 0); in rtc_attach()
120 _reg_write_1(SH_(RCR2), SH_RCR2_ENABLE | SH_RCR2_START); in rtc_attach()
176 _reg_write_1(SH_(RCR1), r); in rtc_gettime_ymdhms()
238 _reg_write_1(SH_(RCR2), (r & ~SH_RCR2_START) | SH_RCR2_RESET); in rtc_settime_ymdhms()
242 _reg_write_1(SH3_RYRCNT, year); in rtc_settime_ymdhms()
247 _reg_write_1(SH_(R ## x ## CNT), bintobcd(dt->dt_ ## y)) in rtc_settime_ymdhms()
259 _reg_write_1(SH_(RCR2), r); in rtc_settime_ymdhms()
/netbsd/src/sys/arch/hpc/stand/hpcboot/sh3/dev/
Dsh.h229 _reg_write_1(SH3_SCTDR, c); \
230 _reg_write_1(SH3_SCSSR, \
343 _reg_write_1(SH3_SCFTDR2, c); \
345 _reg_write_1(SH3_SCSSR2, \
/netbsd/src/sys/arch/landisk/landisk/
Dmachdep.c337 _reg_write_1(LANDISK_PWRMNG, PWRMNG_POWEROFF); in cpu_reboot()
449 _reg_write_1(BSC_SDMR2_VAL, 0); in InitializeBsc()
453 _reg_write_1(BSC_SDMR3_VAL, 0); in InitializeBsc()
Dintr.c97 _reg_write_1(LANDISK_INTEN, inten & ~bit); in intc_intr()
104 _reg_write_1(LANDISK_INTEN, inten); in intc_intr()
131 _reg_write_1(LANDISK_INTEN, INTEN_ALL_MASK); in intr_init()
/netbsd/src/sys/arch/sh3/sh3/
Dclock.c124 _reg_write_1(SH_(RCR1), 0); in sh_clock_init()
127 _reg_write_1(SH_(TSTR), 0); in sh_clock_init()
183 _reg_write_1(SH_(TSTR), 0); in sh_clock_init()
Dsh3_machdep.c215 _reg_write_1(SH4_BAMRA, SH4_UBC_MASK_NONE | SH4_UBC_MASK_ASID); in sh_cpu_init()
/netbsd/src/sys/arch/landisk/dev/
Drs5c313_landisk.c118 _reg_write_1(LANDISK_PWRMNG, PWRMNG_RTC_CE); in rtc_ce()
120 _reg_write_1(LANDISK_PWRMNG, 0); in rtc_ce()
Dpwrsw_obio.c137 _reg_write_1(LANDISK_PWRSW_INTCLR, 1); in pwrsw_intr()
/netbsd/src/sys/arch/landisk/stand/boot/
Dgetsecs.c71 _reg_write_1(0xb0000003, (1 << 1)); in rtc_ce()
73 _reg_write_1(0xb0000003, (0 << 1)); in rtc_ce()
/netbsd/src/sys/arch/evbsh3/evbsh3/
Dmachdep.c424 _reg_write_1(BSC_SDMR2_VAL, 0); in InitializeBsc()
429 _reg_write_1(BSC_SDMR3_VAL, 0); in InitializeBsc()
432 _reg_write_1(BSC_SDMR3_VAL, 0); in InitializeBsc()
/netbsd/src/sys/arch/evbsh3/t_sh7706lan/
Dssumci.c111 _reg_write_1((reg), _r); \
128 _reg_write_1((reg), _r); \
198 _reg_write_1(SSUMCI_SPIDR, v); in ssumci_putc()
Dscimci.c109 _reg_write_1((reg), _r); \
126 _reg_write_1((reg), _r); \
/netbsd/src/sys/arch/mmeye/stand/boot/
Dclock.c40 _reg_write_1(SH_(TOCR), TOCR_TCOE); in tmu_init()
/netbsd/src/sys/arch/playstation2/ee/
Deevar.h46 #define _reg_write_1(a, v) __write_1(a, v) macro
/netbsd/src/sys/arch/sh3/include/
Ddevreg.h41 #define _reg_write_1(a, v) \ macro
/netbsd/src/sys/arch/hpc/stand/hpcboot/
Dhpcboot.h127 #define _reg_write_1(a, v) (*(volatile uint8_t *)(a) = (v)) macro